



# Software Defined Radio Handbook

*Ninth Edition*

**Sampling**

**Principles of SDR**

**Technology**

**Products**

**Applications**

**Summary**

**Links**

by

**Rodger H. Hosking**

Vice-President & Cofounder of Pentek, Inc.

**Pentek, Inc.**

One Park Way, Upper Saddle River, New Jersey 07458

Tel: (201) 818-5900 • Fax: (201) 818-5904

Email: [info@pentek.com](mailto:info@pentek.com) • <http://www.pentek.com>

Copyright © 1998, 2001, 2003, 2006, 2008, 2009, 2010, 2011 Pentek Inc.

Last updated: July 2011

All rights reserved.

Contents of this publication may not be reproduced in any form without written permission.

Specifications are subject to change without notice.

Pentek, GateFlow, ReadyFow and VIM are registered trademarks of Pentek, Inc.

---

## *Preface*

*SDR (Software Defined Radio) has revolutionized electronic systems for a variety of applications including communications, data acquisition and signal processing.*

*This handbook shows how DDCs (Digital Downconverters) and DUCs (Digital Upconverters), the fundamental building blocks of SDR, can replace conventional analog receiver designs, offering significant benefits in performance, density and cost.*

*In order to fully appreciate the benefits of SDR, a conventional analog receiver system will be compared to its digital receiver counterpart, highlighting similarities and differences.*

*The inner workings of the SDR will be explored with an in-depth description of the internal structure and the devices used. Finally, some actual board- and system-level implementations and available off-the-shelf SDR products for embedded systems will be described.*

---

## Sampling

### Nyquist's Theorem and Sampling


Before we look at SDR and its various implementations in embedded systems, we'll review a theorem fundamental to sampled data systems such as those encountered in software defined radios.

#### Nyquist's Theorem:

*"Any signal can be represented by discrete samples if the sampling frequency is at least twice the **bandwidth** of the signal."*

Notice that we highlighted the word bandwidth rather than frequency. In what follows, we'll attempt to show the implications of this theorem and the correct interpretation of sampling frequency, also known as sampling rate.

### A Simple Technique to Visualize Sampling



To visualize what happens in sampling, imagine that you are using transparent "fan-fold" computer paper. Use the horizontal edge of the paper as the frequency axis and scale it so that the paper folds line up with integer multiples of one-half of the sampling frequency  $f_s$ . Each sheet of paper now represent what we will call a "Nyquist Zone", as shown in Figure 1.

# Sampling

## Sampling Basics




Figure 2

Use the vertical axis of the fan-fold paper for signal energy and plot the frequency spectrum of the signal to be sampled, as shown in Figure 2. To see the effects of sampling, collapse the transparent fan-fold paper into a stack.




Figure 3

The resulting spectrum can be seen by holding the transparent stack up to a light and looking through it. You can see that signals on all of the sheets or zones are “folded” or “aliased” on top of each other — and they can no longer be separated.

Once this folding or aliasing occurs during sampling, the resulting sampled data is corrupted and can never be recovered. The term “aliasing” is appropriate because after sampling, a signal from one of the higher zones now appears to be at a different frequency.

## Baseband Sampling




Figure 4

A baseband signal has frequency components that start at  $f = 0$  and extend up to some maximum frequency.

To prevent data destruction when sampling a baseband signal, make sure that all the signal energy falls **ONLY** in the 1st Nyquist band, as shown in Figure 4.

There are two ways to do this:

1. Insert a lowpass filter to eliminate all signals above  $f_s/2$ , or
2. Increase the sampling frequency so all signals present fall below  $f_s/2$ .

Note that  $f_s/2$  is also known as the “folding frequency”.

## Sampling Bandpass Signals



Let’s consider bandpass signals like the IF frequency of a communications receiver that might have a 70 MHz center frequency and 10 MHz bandwidth. In this case, the IF signal contains signal energy from 65 to 75 MHz.

If we follow the baseband sampling rules above, we must sample this signal at twice the highest signal frequency, meaning a sample rate of at least 150 MHz.

However, by taking advantage of a technique called “undersampling”, we can use a much lower sampling rate.

# Sampling

## Undersampling



Undersampling allows us to use aliasing to our advantage, providing we follow the strict rules of the Nyquist Theorem.

In our previous IF signal example, suppose we try a sampling rate of 40 MHz.

Figure 5 shows a fan-fold paper plot with  $F_s = 40$  MHz. You can see that zone 4 extends from 60 MHz to 80 MHz, nicely containing the entire IF signal band of 65 to 75 MHz.

Now when you collapse the fan fold sheets as shown in Figure 6, you can see that the IF signal is preserved after sampling because we have no signal energy in any other zone.

Also note that the odd zones fold with the lower frequency at the left (normal spectrum) and the even zones fold with the lower frequency at the right (reversed spectrum).

In this case, the signals from zone 4 are frequency reversed. This is usually very easy to accommodate in the following stages of SDR systems.

The major rule to follow for successful undersampling is to make sure all of the energy falls entirely in one Nyquist zone.

There two ways to do this:

1. Insert a bandpass filter to eliminate all signals outside the one Nyquist zone.
2. Increase the sampling frequency so all signals fall entirely within one Nyquist zone.

## Summary

Baseband sampling requires the sample frequency to be at least twice the signal bandwidth. This is the same as saying that all of the signals fall within the first Nyquist zone.

In real life, a good rule of thumb is to use the 80% relationship:


$$\text{Bandwidth} = 0.8 \times f_s/2$$

Undersampling allows a lower sample rate even though signal frequencies are high, PROVIDED all of the signal energy falls within one Nyquist zone.

To repeat the Nyquist theorem: The sampling frequency must be at least twice the signal bandwidth — not the signal frequency.

## Principles of SDR

### Analog Radio Receiver Block Diagram



The conventional heterodyne radio receiver shown in Figure 7, has been in use for nearly a century. Let's review the structure of the analog receiver so comparison to a digital receiver becomes apparent.

First the RF signal from the antenna is amplified, typically with a tuned RF stage that amplifies a region of the frequency band of interest.

This amplified RF signal is then fed into a mixer stage. The other input to the mixer comes from the local oscillator whose frequency is determined by the tuning control of the radio.


The mixer translates the desired input signal to the IF (Intermediate Frequency) as shown in Figure 8.

The IF stage is a bandpass amplifier that only lets one signal or radio station through. Common center frequencies for IF stages are 455 kHz and 10.7 MHz for commercial AM and FM broadcasts.

The demodulator recovers the original modulating signal from the IF output using one of several different schemes.

For example, AM uses an envelope detector and FM uses a frequency discriminator. In a typical home radio, the demodulated output is fed to an audio power amplifier which drives a speaker.

### Analog Radio Receiver Mixer



The mixer performs an analog multiplication of the two inputs and generates a difference frequency signal.

The frequency of the local oscillator is set so that the difference between the local oscillator frequency and the desired input signal (the radio station you want to receive) equals the IF.

For example, if you wanted to receive an FM station at 100.7 MHz and the IF is 10.7 MHz, you would tune the local oscillator to:

$$100.7 - 10.7 = 90 \text{ MHz}$$

This is called “downconversion” or “translation” because a signal at a high frequency is shifted down to a lower frequency by the mixer.

The IF stage acts as a narrowband filter which only passes a “slice” of the translated RF input. The bandwidth of the IF stage is equal to the bandwidth of the signal (or the “radio station”) that you are trying to receive.

For commercial FM, the bandwidth is about 100 kHz and for AM it is about 5 kHz. This is consistent with channel spacings of 200 kHz and 10 kHz, respectively.

# Principles of SDR

## SDR Receiver Block Diagram




Figure 9

Figure 9 shows a block diagram of a software defined radio receiver. The RF tuner converts analog RF signals to analog IF frequencies, the same as the first three stages of the analog receiver.

The A/D converter that follows digitizes the IF signal thereby converting it into digital samples. These samples are fed to the next stage which is the digital downconverter (DDC) shown within the dotted lines.

The digital downconverter is typically a single monolithic chip or FPGA IP, and it is a key part of the SDR system.

A conventional DDC has three major sections:

- A digital mixer
- A digital local oscillator
- An FIR lowpass filter

The digital mixer and local oscillator translate the digital IF samples down to baseband. The FIR lowpass filter limits the signal bandwidth and acts as a decimating lowpass filter. The digital downconverter includes a lot of hardware multipliers, adders and shift register memories to get the job done.

The digital baseband samples are then fed to a block labeled DSP which performs tasks such as demodulation, decoding and other processing tasks.

Traditionally, these needs have been handled with dedicated application specific ICs (ASICs), and programmable DSPs.

## SDR Receiver Mixer




Figure 10

At the output of the mixer, the high frequency wideband signals from the A/D input (shown in Figure 10 above) have been translated down to DC as complex I and Q components with a frequency shift equal to the local oscillator frequency.


This is similar to the analog receiver mixer except *there*, the mixing was done down to an IF frequency. *Here*, the complex representation of the signal allows us to go right down to DC.

By tuning the local oscillator over its range, any portion of the RF input signal can be mixed down to DC.

In effect, the wideband RF signal spectrum can be “slid” around 0 Hz, left and right, simply by tuning the local oscillator. Note that upper and lower sidebands are preserved.

# Principles of SDR

## DDC Local Oscillator and Decimation




Because the local oscillator uses a digital phase accumulator, it has some very nice features. It switches between frequencies with phase continuity, so you can generate FSK signals or sweeps very precisely with no transients as shown in Figure 11A.

The frequency accuracy and stability are determined entirely by the A/D clock so it's inherently synchronous to the sampling frequency. There is no aging, drift or calibration since it's implemented entirely with digital logic.

Since the output of the FIR filter is band limited, the Nyquist theorem allows us to lower the sample rate. If we are keeping only one out of every N samples, as shown in Figure 11B above, we have dropped the sampling rate by a factor of N.

## DDC Signal Processing



This process is called *decimation* and it means keeping one out of every N signal samples. If the decimated output sample rate is kept higher than twice the output bandwidth, no information is lost.

The clear benefit is that decimated signals can be processed easier, can be transmitted at a lower rate, or stored in less memory. As a result, decimation can dramatically reduce system costs!

As shown in Figure 12, the DDC performs two signal processing operations:

1. Frequency translation with the tuning controlled by the local oscillator.
2. Lowpass filtering with the bandwidth controlled by the decimation setting.

We will next turn our attention to the Software Defined Radio Transmitter.



# Principles of SDR

## SDR Transmitter Block Diagram




Figure 13

The input to the transmit side of an SDR system is a digital baseband signal, typically generated by a DSP stage as shown in Figure 13 above.

The digital hardware block in the dotted lines is a DUC (digital upconverter) that translates the baseband signal to the IF frequency.

The D/A converter that follows converts the digital IF samples into the analog IF signal.

Next, the RF upconverter converts the analog IF signal to RF frequencies.

Finally, the power amplifier boosts signal energy to the antenna.

## DUC Signal Processing




Figure 14

Inside the DUC shown in Figure 14, the digital mixer and local oscillator at the right translate baseband samples up to the IF frequency. The IF translation frequency is determined by the local oscillator.


The mixer generates one output sample for each of its two input samples. And, the sample frequency at the mixer output must be equal to the D/A sample frequency  $f_s$ .

Therefore, the local oscillator sample rate and the baseband sample rate must be equal to the D/A sample frequency  $f_s$ .

The local oscillator already operates at a sample rate of  $f_s$ , but the input baseband sample frequency at the left is usually much lower. This problem is solved with the *Interpolation Filter*.

# Principles of SDR

## Interpolation Filter: Time domain



The interpolation filter must boost the baseband input sample frequency of  $f_s/N$  up to the required mixer input and D/A output sample frequency of  $f_s$ .

The interpolation filter increases the sample frequency of the baseband input signal by a factor  $N$ , known as the interpolation factor.

At the bottom of Figure 15, the effect of the interpolation filter is shown in the time domain.

Notice the baseband signal frequency content is completely preserved by filling in additional samples in the spaces between the original input samples.

The signal processing operation performed by the interpolation filter is the inverse of the decimation filter we discussed previously in the DDC section.

## Interpolation Filter: Frequency Domain




Figure 16 is a frequency domain view of the digital upconversion process.

This is exactly the opposite of the frequency domain view of the DDC in Figure 10.

The local oscillator setting is set equal to the required IF signal frequency, just as with the DDC.

# Principles of SDR

## DDC Processing




Figure 17

Figure 17 shows the two-step processing performed by the digital downconverter.

Frequency translation from IF down to baseband is performed by the local oscillator and mixer.

The “tuning” knob represents the programmability of the local oscillator frequency to select the desired signal for downconversion to baseband.

The baseband signal bandwidth is set by setting decimation factor N and the lowpass FIR filter:

- Baseband sample frequency  $f_b = f_s/N$
- Baseband bandwidth =  $0.8 \times f_b$

The baseband bandwidth equation reflects a typical 80% passband characteristic, and complex (I+Q) samples.

The “bandwidth” knob represents the programmability of the decimation factor to select the desired baseband signal bandwidth.

## DUC Processing




Figure 18

Figure 18 shows the two-step processing performed by the digital upconverter:

The ratio between the required output sample rate and the sample rate input baseband sample rate determines the interpolation factor N.

- Baseband bandwidth =  $0.8 \times f_b$
- Output sample frequency  $f_s = f_b \times N$

Again, the bandwidth equation assumes a complex (I+Q) baseband input and an 80% filter.

The “bandwidth” knob represents the programmability of the interpolation factor to select the desired input baseband signal bandwidth.

Frequency translation from baseband up to IF is performed by the local oscillator and mixer.

The “tuning” knob represents the programmability of the local oscillator frequency to select the desired IF frequency for translation up from baseband.

# Principles of SDR

## Key DDC and DUC Benefits




Figure 19

Think of the DDC as a hardware preprocessor for programmable DSP or GPP processor. It preselects only the signals you are interested in and removes all others. This provides an optimum bandwidth and minimum sampling rate into the processor.

The same applies to the DUC. The processor only needs to generate and deliver the baseband signals sampled at the baseband sample rate. The DUC then boosts the sampling rate in the interpolation filter, performs digital frequency translation, and delivers samples to the D/A at a very high sample rate.

The number of processors required in a system is directly proportional to the sampling frequency of input and output data. As a result, by reducing the sampling frequency, you can dramatically reduce the cost and complexity of the programmable DSPs or GPPs in your system.

Not only do DDCs and DUCs reduce the processor workload, the reduction of bandwidth and sampling rate helps save time in data transfers to another subsystem. This helps minimize recording time and disk space, and reduces traffic and bandwidth across communication channels.

## SDR Tasks




Figure 20

Here we've ranked some of the popular signal processing tasks associated with SDR systems on a two axis graph, with compute Processing Intensity on the vertical axis and Flexibility on the horizontal axis.

What we mean by process intensity is the degree of highly-repetitive and rather primitive operations. At the upper left, are dedicated functions like A/D converters and DDCs that require specialized hardware structures to complete the operations in real time. ASICs are usually chosen for these functions.

Flexibility pertains to the uniqueness or variability of the processing and how likely the function may have to be changed or customized for any specific application. At the lower right are tasks like analysis and decision making which are highly variable and often subjective.

Programmable general-purpose processors or DSPs are usually chosen for these tasks since these tasks can be easily changed by software.

Now let's temporarily step away from the software radio tasks and take a deeper look at programmable logic devices.

## Technology

### Early Roles for FPGAs

- Used primarily to replace discrete digital hardware circuitry for:
  - Control logic
  - Glue logic
  - Registers and gates
  - State machines
  - Counters and dividers
- Devices were selected by hardware engineers
- Programmed functions were seldom changed after the design went into production




Figure 21

As true programmable gate functions became available in the 1970's, they were used extensively by hardware engineers to replace control logic, registers, gates, and state machines which otherwise would have required many discrete, dedicated ICs.

Often these programmable logic devices were one-time factory-programmed parts that were soldered down and never changed after the design went into production.

### Legacy FPGA Design Methodologies

- Tools were oriented to hardware engineers
  - Schematic processors
  - Boolean processors
  - Gates, registers, counters, multipliers
- Successful designs required high-level hardware engineering skills for:
  - Critical paths and propagation delays
  - Pin assignment and pin locking
  - Signal loading and drive capabilities
  - Clock distribution
  - Input signal synchronization and skew analysis



Figure 22

These programmable logic devices were mostly the domain of hardware engineers and the software tools were tailored to meet their needs. You had tools for accepting boolean equations or even schematics to help generate the interconnect pattern for the growing number of gates.

Then, programmable logic vendors started offering predefined logic blocks for flip-flops, registers and counters that gave the engineer a leg up on popular hardware functions.

Nevertheless, the hardware engineer was still intimately involved with testing and evaluating the design using the same skills he needed for testing discrete logic designs. He had to worry about propagation delays, loading, clocking and synchronizing—all tricky problems that usually had to be solved the hard way—with oscilloscopes or logic analyzers.

## Technology

### FPGAs: New Device Technology

- 500+ MHz DSP Slices and Memory Structures
- Over 1000 dedicated on-chip hardware multipliers
- On-board GHz Serial Transceivers
- Partial Reconfigurability Maintains Operation During Changes
- Switched Fabric Interface Engines
- Over 330,000 Logic Cells
- Gigabit Ethernet media access controllers
- On-chip 405 PowerPC RISC micro-controller cores
- Memory densities approaching 15 million bits
- Reduced power with core voltages at 1 volt
- Silicon geometries to 65 nanometers
- High-density BGA and flip-chip packaging
- Over 1200 user I/O pins
- Configurable logic and I/O interface standards



Figure 23

It's virtually impossible to keep up to date on FPGA technology, since new advancements are being made every day.

The hottest features are processor cores inside the chip, computation clocks to 500 MHz and above, and lower core voltages to keep power and heat down.

About five years ago, dedicated hardware multipliers started appearing and now you'll find literally hundreds of them on-chip as part of the DSP initiative launched by virtually all FPGA vendors.

High memory densities coupled with very flexible memory structures meet a wide range of data flow strategies. Logic slices with the equivalent of over ten million gates result from silicon geometries shrinking down to 0.1 micron.

BGA and flip-chip packages provide plenty of I/O pins to support on-board gigabit serial transceivers and other user-configurable system interfaces.

New announcements seem to be coming out every day from chip vendors like Xilinx and Altera in a never-ending game of outperforming the competition.

### FPGAs: New Development Tools

- High Level Design Tools
  - Block Diagram System Generators
  - Schematic Processors
  - High-level language compilers for VHDL & Verilog
  - Advanced simulation tools for modeling speed, propagation delays, skew and board layout
  - Faster compilers and simulators save time
  - Graphically-oriented debugging tools
- IP (Intellectual Property) Cores
  - FPGA vendors offer both free and licensed cores
  - FPGA vendors promote third party core vendors
  - Wide range of IP cores available



Figure 24

To support such powerful devices, new design tools are appearing that now open up FPGAs to both hardware and software engineers. Instead of just accepting logic equations and schematics, these new tools accept entire block diagrams as well as VHDL and Verilog definitions.

Choosing the best FPGA vendor often hinges heavily on the quality of the design tools available to support the parts.

Excellent simulation and modeling tools help to quickly analyze worst case propagation delays and suggest alternate routing strategies to minimize them within the part. This minimizes some of the tricky timing work for hardware engineers and can save one hours of tedious troubleshooting during design verification and production testing.

In the last few years, a new industry of third party IP (Intellectual Property) core vendors now offer thousands of application-specific algorithms. These are ready to drop into the FPGA design process to help beat the time-to-market crunch and to minimize risk.

## Technology

### FPGAs for SDR

- Parallel Processing
- Hardware Multipliers for DSP
  - FPGAs can now have over 500 hardware multipliers
- Flexible Memory Structures
  - Dual port RAM, FIFOs, shift registers, look up tables, etc.
- Parallel and Pipelined Data Flow
  - Systolic simultaneous data movement
- Flexible I/O
  - Supports a variety of devices, buses and interface standards
- High Speed
- Available IP cores optimized for special functions



Figure 25

Like ASICs, all the logic elements in FPGAs can execute in parallel. This includes the hardware multipliers, and you can now get over 1000 of them on a single FPGA.

This is in sharp contrast to programmable DSPs, which normally have just a handful of multipliers that must be operated sequentially.

FPGA memory can now be configured with the design tool to implement just the right structure for tasks that include dual port RAM, FIFOs, shift registers and other popular memory types.

These memories can be distributed along the signal path or interspersed with the multipliers and math blocks, so that the whole signal processing task operates in parallel in a systolic pipelined fashion.

Again, this is dramatically different from sequential execution and data fetches from external memory as in a programmable DSP.

As we said, FPGAs now have specialized serial and parallel interfaces to match requirements for high-speed peripherals and buses.

### FPGAs Bridge the SDR Application Space




Figure 26

As a result, FPGAs have significantly invaded the application task space as shown by the center bubble in the task diagram above.

They offer the advantages of parallel hardware to handle some of the high process-intensity functions like DDCs and the benefit of programmability to accommodate some of the decoding and analysis functions of DSPs.

These advantages may come at the expense of increased power dissipation and increased product costs. However, these considerations are often secondary to the performance and capabilities of these remarkable devices.

## Technology

### Typical Pentek Products with Installed SDR IP Cores

Model	7141-430	7141-420	7142-428	7151	7152	7153
Feature						
Input Channels	1	2	4	4	4	4
Max Sample Rate	125 MHz	125 MHz	125 MHz	200 MHz	200 MHz	200 MHz
Input Resolution	14-Bit	14-Bit	14-Bit	16-Bit	16-Bit	16-Bit
DDC Channels	256	2 or 4	4	256	32	2 or 4
Decimation Range	1K-10K	Core: 2,4,8,16,32,64 GC4016: 32to 16k	2 to 64K Steps of 1	128 to 1024 Steps of 64	16 to 8192 Steps of 8	2 Ch: 2 to 65536 4 Ch: 2 to 256
No. of Filter Taps	24*DEC/512	Core: 28*DEC	28*DEC	24*DEC/64	28*DEC/8	28*DEC
Power Meters	None	None	None	None	32	2 or 4
Thresh Detectors	None	None	None	None	32	2 or 4
Channel Summers	None	None	None	None	32 channels	2 or 4 channels
Output Format	Normal I/Q	I/Q, Offset, Inverse, Real	I/Q, Offset, Inverse	I/Q, Offset, Inverse	I/Q, Offset, Inverse	I/Q, Offset, Inverse
Output Resolution	16-Bit	16-Bit, 24-Bit	16-Bit, 24-Bit	16-Bit, 24-Bit	16-Bit, 24-Bit	16-Bit, 24-Bit
Tuning Frequency	32-bits - 0 to Fs	32-bits - 0 to Fs	32-bits - 0 to Fs	32-bits - 0 to Fs	32-bits - 0 to Fs	32-bits - 0 to Fs
Phase Offset	-	32-bits ± 180 deg	32-bits ± 180 deg	32-bits ± 180 deg	32-bits ± 180 deg	32-bits ± 180 deg
Gain Control	32 bits	32 bits	32 bits	32 bits	32 bits	32 bits
DAC Interpolation	None	2 - 32768	2 - 32768	None	None	None

Figure 27

The above chart shows the salient characteristics for some of Pentek’s SDR products with IP cores installed in their FPGAs. The chart provides information regarding the number of input channels, maximum sampling frequency of their A/Ds, and number of DDC channels in each one. This information is followed by DDC characteristics regarding the decimation range and available steps along with the output format and resolution.

Other information that’s specific to each core is included as well as an indication of the models that include an interpolation filter and output D/A. As shown in the chart, some of these models include power meters, threshold detectors, and gain along with phase offset control for optimizing results in applications such as direction-finding and beamforming.

All the models shown here are PMC or PMC/XMC modules. These products are also available in PCI, cPCI, PCIe and VPX formats as well.



## Technology

### FPGA Resource Comparison

	Virtex-II Pro VP50, VP70	Virtex-4 FX, LX, SX	Virtex-5 LXT, SXT	Virtex-6 LXT, SXT
Logic Cells	53K–74K	41K–152K	46K–156K	128K–476K
Slices*	24K–33K	18K–68K	7K–24K	20K–74K
CLB Flip-Flops	47K–66K	51K–98K	33K–97K	160K–595K
Block RAM (kb)	4,176–5,904	4,176–6,768	4752–8,784	9,504–36,304
DSP Hard IP	18x18 Multipliers	DSP48	DSP48E	DSP48E
DSP Slices	232–328	96–512	128–640	480–2,016
Serial Gbit Transceivers	–	0–20	12–16	20
PCI Express Blocks	–	–	–	2
SelectIO	–	448–768	480–640	600

\*Virtex-II Pro and Virtex-4 Slices actually require 2.25 Logic Cells;  
 Virtex-5 and Virtex-6 Slices actually require 6.4 Logic Cells

Figure 28

The above chart compares the available resources in the four Xilinx FPGA families that are used in most of the Pentek products.

- Virtex-II Pro: VP50 and VP70
- Virtex-4: FX, LX and SX
- Virtex-5: LXT and SXT
- Virtex-6: LXT and SXT

The Virtex-II family includes hardware multipliers that support digital filters, averagers, demodulators and FFTs—a major benefit for software radio signal processing. The Virtex-II Pro family dramatically increased the number of hardware multipliers and also added embedded PowerPC microcontrollers.

The Virtex-4 family is offered as three subfamilies that dramatically boost clock speeds and reduce power dissipation over previous generations.

The Virtex-4 LX family delivers maximum logic and I/O pins while the SX family boasts of 512 DSP slices for maximum DSP performance. The FX family is a generous mix of all resources and is the only family to offer RocketIO, PowerPC cores, and the newly added gigabit Ethernet ports.

The Virtex-5 family LXT devices offer maximum logic resources, gigabit serial transceivers, and Ethernet media access controllers. The SXT devices push DSP capabilities with all of the same extras as the LXT.


The Virtex-5 devices offer lower power dissipation, faster clock speeds and enhanced logic slices. They also improve the clocking features to handle faster memory and gigabit interfaces. They support faster single-ended and differential parallel I/O buses to handle faster peripheral devices.

The Virtex-6 devices offer higher density, more processing power, lower power consumption, and updated interface features to match the latest technology I/O requirements including PCI Express. Virtex-6 supports PCI Express 2.0 in x1 through x8 configurations.

The ample DSP slices are responsible for the majority of the processing power of the Virtex-6 family. Increases in operating speed from 500 MHz in V-4 to 550 MHz in V-5 to 600 MHz in V-6 and increasing density allow more DSP slices to be included in the same-size package. As shown in the chart, Virtex-6 tops out at an impressive 2016 DSP slices.

## Products

### PMC, XMC, CompactPCI, PCI, PCI Express, OpenVPX, and VMEbus Software Radio



The Pentek family of board-level software radio products is the most comprehensive in the industry. Most of these products are available in several formats to satisfy a wide range of requirements.

In addition to their commercial versions, many software radio products are available in ruggedized and conduction-cooled versions.

All of the software radio products include input A/D converters. Some of these products are software radio receivers in that they include only DDCs. Others are software radio transceivers and they include DDCs as well as DUCs with output D/A converters. These come with independent input and output clocks.

All Pentek software radio products include multiboard synchronization that facilitates the design of multichannel systems with synchronous clocking, gating and triggering.


Pentek's comprehensive software support includes the ReadyFlow<sup>®</sup> Board Support Package, the GateFlow<sup>®</sup> FPGA Design Kit and high-performance factory-installed IP cores that expand the features and range of many Pentek software radio products. In addition, Pentek software radio recording systems are supported with SystemFlow<sup>®</sup> recording software that features a graphical user interface.

A complete listing of these products with active links to their datasheets on Pentek's website is included at the end of this handbook.

## Products

### Multiband Receivers

**Model 7131 PMC • Model 7231 6U cPCI • Model 7331 3U cPCI  
 • Model 7631A PCI • Model 5331 3U VPX**



The Model 7131, a 16-Channel Multiband Receiver, is a PMC module. The 7131 PMC may be attached to a wide range of industry processor platforms equipped with PMC sites.

Two 14-bit 105 MHz A/D Converters accept transformer-coupled RF inputs through two front panel SMA connectors. Both inputs are connected to four TI/GC4016 quad DDC chips, so that all 16 DDC channels can independently select either A/D.

Four parallel outputs from the four DDCs deliver data into the Virtex-II FPGA which can be either the XC2V1000 or XC2V3000. The outputs of the two A/D converters are also connected directly to the FPGA to support the DDC bypass path to the PCI bus and for direct processing of the wideband A/D signals by the FPGA.

The unit supports the channel combining mode of the 4016s such that two or four individual 2.5 MHz channels can be combined for output bandwidths of 5 MHz or 10 MHz, respectively.

The sampling clock can be sourced from an internal 100 MHz crystal oscillator or from an external clock supplied through an SMA connector or the LVDS clock/sync bus on the front panel. The LVDS bus allows multiple modules to be synchronized with the same sample clock, gating, triggering and frequency switching signals. Up to 80 modules can be synchronized with the Model 9190 Clock and Sync Generator. Custom interfaces can be implemented by using the 64 user-defined FPGA I/O pins on the P4 connector.

Versions of the 7131 are also available as a PCI board (Model 7631A), 6U cPCI (Models 7231 and 7231D dual density), 3U cPCI (Model 7331) and 3U VPX (Model 5331). All these products have similar features.

## Products

### Multiband Transceivers with Virtex-II Pro FPGA

**Model 7141 PMC/XMC • Model 7241 6U cPCI • Model 7341 3U cPCI • Model 7641 PCI  
• Model 7741 Full-length PCIe • Model 7841 Half-length PCIe • Model 5341 3U VPX**




Figure 31

The Model 7141 PMC/XMC module combines both receive and transmit capabilities with a high-performance Virtex II-Pro FPGA and supports the VITA 42 XMC standard with optional switched fabric interfaces for high-speed I/O.

The front end of the module accepts two RF inputs and transformer-couples them into two 14-bit A/D converters running at 125 MHz. The digitized output signals pass to a Virtex-II Pro FPGA for signal processing or routing to other module resources.

These resources include a quad digital down-converter, a digital upconverter with dual D/A converters, 512 MB DDR SDRAM delay memory and the PCI bus. The FPGA also serves as a control and status engine with data and programming interfaces to each of the on-board resources. Factory-installed FPGA functions include data multiplexing, channel selection, data packing, gating, triggering, and SDRAM memory control.

In addition to acting as a simple transceiver, the module can perform user-defined DSP functions on the

baseband signals, developed using Pentek's GateFlow and ReadyFlow development tools.

The module includes a TI/GC4016 quad digital downconverter along with a TI DAC5686 digital upconverter with dual D/A converters.

Each channel in the downconverter can be set with an independent tuning frequency and bandwidth. The upconverter translates a real or complex baseband signal to any IF center frequency from DC to 160 MHz and can deliver real or complex (I + Q) analog outputs through its two 16-bit D/A converters. The digital upconverter can be bypassed for two interpolated D/A outputs with sampling rates to 500 MHz.

Versions of the 7141 are also available as a PCIe full-length board (Models 7741 and 7741D dual density), PCIe half-length board (Model 7841), 3U VPX board (Model 5341), PCI board (Model 7641), 6U cPCI (Models 7241 and 7241D dual density), and 3U cPCI (Model 7341). Model 7141-703 is a conduction-cooled version.

## Products

### Transceivers with Dual Wideband DDC and Interpolation Filter Installed Cores

**Model 7141-420 PMC/XMC • Model 7241-420 6U cPCI • Model 7341-420 3U cPCI  
Model 7641-420 PCI • Model 7741-420 Full-length PCIe  
Model 7841-420 Half-length PCIe • Model 5341-420 3U VPX**




Figure 32

The Pentek IP Core 420 includes a dual high-performance wideband DDC and an interpolation filter. Factory-installed in the Model 7141 FPGA, they extend the range of both the GC4016 ASIC DDC and the DAC5686 DUC.

Each of the core 420 DDCs translates any frequency band within the input bandwidth range down to zero frequency. A complex FIR low pass filter removes any out-of-band frequency components. An output decimator and formatter deliver either complex or real data. An input gain block scales both I and Q data streams by a 16-bit gain term.

The mixer utilizes four 18x18-bit multipliers to handle the complex inputs from the NCO and the complex data input samples. The FIR filter is capable of storing and utilizing up to four independent sets of 18-bit coefficients for each decimation value. These coefficients are user-programmable by using RAM structures within the FPGA.

The decimation settings of 2, 4, 8, 16, 32, and 64 provide output bandwidths from 40 MHz down to 1.25 MHz for an A/D sampling of 100 MHz. A multiplexer allows data to be sourced from either the A/Ds or the GC4016, extending the cascaded decimation range to 1,048,576.

The interpolation filter included in the 420 Core, expands the interpolation factor from 2 to 32,768 programmable in steps of 2, and relieves the host processor from performing upsampling tasks. Including the DUC, the maximum interpolation factor is 32,768 which is comparable to the maximum decimation of the GC4016 narrowband DDC.

Versions of the 7141-420 are also available as a 3U VPX board (Model 5341-420), PCIe full-length board (Models 7741-420 and 7741D-420 dual density), PCIe half-length board (Model 7841-420), PCI board (Model 7641-420), 6U cPCI (Models 7241-420 and 7241D-420 dual density), or 3U cPCI (Model 7341-420). Model 7141-703-420 is a conduction-cooled version.

## Products

### Transceivers with 256-Channel Narrowband DDC Installed Core

**Model 7141-430 PMC/XMC • Model 7241-430 6U cPCI • Model 7341-430 3U cPCI  
Model 7641-430 PCI • Model 7741-430 Full-length PCIe  
Model 7841-430 Half-length PCIe • Model 5341-430 3U VPX**




Figure 33

For applications that require many channels of narrowband downconverters, Pentek offers the GateFlow IP Core 430 256-channel digital downconverter bank. Factory installed in the Model 7141 FPGA, Core 430 creates a flexible, very high-channel count receiver system in a small footprint.

Unlike classic channelizer methods, the Pentek 430 core allows for completely independent programmable tuning of each individual channel with 32-bit resolution as well as filter characteristics comparable to many conventional ASIC DDCs.

Added flexibility comes from programmable global decimation settings ranging from 1024 to 8192 in steps of 256, and 18-bit user programmable FIR decimating filter coefficients for the DDCs. Default DDC filter coefficient sets are included with the core for all possible decimation settings.

Core 430 utilizes a unique method of channelization. It differs from others in that the channel center frequen-

cies need not be at fixed intervals, and are independently programmable to any value.

Core 430 DDC comes factory installed in the Model 7141-430. A multiplexer allows data to be sourced from either A/D. At the output, a multiplexer allows for routing either the output of the GC4016 or the 430 DDC to the PCI Bus.

In addition to the DDC outputs, data from both A/D channels are presented to the PCI Bus at a rate equal to the A/D clock rate divided by any integer value between 1 and 4096. A TI DAC5686 digital upconverter and dual D/A accepts baseband real or complex data streams from the PCI Bus with signal bandwidths up to 50 MHz.

Versions of the 7141-430 are also available as a PCIe full-length board (Models 7741-430 and 7741D-430 dual density), PCIe half-length board (Model 7841-430), 3U VPX board (Model 5341-430), PCI board (Model 7641-430), 6U cPCI (Models 7241-430 and 7241D-430 dual density), or 3U cPCI (Model 7341-430). Model 7141-703-430 is a conduction-cooled version.

## Products

### Multichannel Transceivers with Virtex-4 FPGAs

**Model 7142 PMC/XMC • Model 7242 6U cPCI • Model 7342 3U cPCI • Model 7642 PCI  
Model 7742 Full-length PCIe • Model 7842 Half-length PCIe • Model 5342 3U VPX**




Figure 34

The Model 7142 is a Multichannel PMC/XMC module. It includes four 125 MHz 14-bit A/D converters and one upconverter with a 500 MHz 16-bit D/A converter to support wideband receive and transmit communication channels.

Two Xilinx Virtex-4 FPGAs are included: an XC4VSX55 or LX100 and an XC4VFX60 or FX100. The first FPGA is used for control and signal processing functions, while the second one is used for implementing board interface functions including the XMC interface.

It also features 768 MB of SDRAM for implementing up to 2.0 sec of transient capture or digital delay memory for signal intelligence tracking applications at 125 MHz.

A 16 MB flash memory supports the boot code for the two on-board IBM 405 PowerPC microcontroller cores within the FPGA.

A 9-channel DMA controller and 64 bit / 66 MHz PCI interface assures efficient transfers to and from the module.

A high-performance 160 MHz IP core wideband digital downconverter may be factory-installed in the first FPGA.

Two 4X switched serial ports, implemented with the Xilinx Rocket I/O interfaces, connect the second FPGA to the XMC connector with two 2.5 GB/sec data links to the carrier board.

A dual bus system timing generator allows separate clocks, gates and synchronization signals for the A/D and D/A converters. It also supports large, multichannel applications where the relative phases must be preserved.

Versions of the 7142 are also available as a PCIe full-length board (Models 7742 and 7742D dual density), PCIe half-length board (Model 7842), 3U VPX (Model 5342), PCI board (Model 7642), 6U cPCI (Models 7242 and 7242D dual density), and 3U cPCI (Model 7342).

## Products

### Transceivers with Four Multiband DDCs and Interpolation Filter Installed Cores

**Model 7142-428 PMC/XMC • Model 7242-428 6U cPCI • Model 7342-428 3U cPCI  
Model 7642-428 PCI • Model 7742-428 Full-length PCIe  
Model 7742-428 Half-length PCIe • Model 5342-428 3U VPX**




Figure 35

The Pentek IP Core 428 includes four high-performance multiband DDCs and an interpolation filter. Factory-installed in the Model 7142 FPGA, they add DDCs to the Model 7142 and extend the range of its DAC5686 DUC.

The Core 428 downconverter translates any frequency band within the input bandwidth range down to zero frequency. The DDCs consist of two cascaded decimating FIR filters. The decimation of each DDC can be set independently. After each filter stage is a post filter gain stage. This gain may be used to amplify small signals after out-of-band signals have been filtered out.

The NCO provides over 108 dB spurious-free dynamic range (SFDR). The FIR filter is capable of storing and utilizing two independent sets of 18-bit coefficients. These coefficients are user-programmable by using RAM structures within the FPGA. NCO tuning frequency, decimation and filter coefficients can be changed dynamically.

Four identical Core 428 DDCs are factory installed in the 7142-428 FPGA. An input multiplexer allows any DDC to independently select any of the four A/D sources. The overall decimation range from 2 to 65,536, programmable in steps of 1, provides output bandwidths from 50 MHz down to 1.52 kHz for an A/D sampling rate of 125 MHz and assuming an 80% filter.


The Core 428 interpolation filter increases the sampling rate of real or complex baseband signals by a factor of 16 to 2048, programmable in steps of 4, and relieves the host processor from performing upsampling tasks. The interpolation filter can be used in series with the DUC's built-in interpolation, for a maximum interpolation of 32,768.

Versions of the 7142-428 are also available as a PCIe full-length board (Models 7742-428 and 7742D-428 dual density), PCIe half-length board (Model 7842-428), PCI board (Model 7642-428), 6U cPCI (Models 7242-428 and 7242D-428 dual density), 3U cPCI (Model 7342-428), and 3U VPX (Model 5342-428).



## Products

### 256-Channel DDC Installed Core with Quad 200 MHz, 16-bit A/D



The Model 7151 PMC module is a 4-channel high-speed digitizer with a factory-installed 256-channel DDC core. The front end of the module accepts four RF inputs and transformer-couples them into four 16-bit A/D converters running at 200 MHz. The digitized output signals pass to a Virtex-5 FPGA for routing, formatting and DDC signal processing.

The Model 7151 employs an advanced FPGA-based digital downconverter engine consisting of four identical 64-channel DDC banks. Four independently controllable input multiplexers select one of the four A/Ds as the input source for each DDC bank. Each of the 256 DDCs has an independent 32-bit tuning frequency setting.

All of the 64 channels within a bank share a common decimation setting that can range from 128 to 1024, programmable in steps of 64. For example, with a sampling rate of 200 MHz, the available output bandwidths range from 156.25 kHz to 1.25 MHz. Each 64-channel bank can have its own unique decimation setting

supporting as many as four different output bandwidths for the board.

The decimating filter for each DDC bank accepts a unique set of user-supplied 18-bit coefficients. The 80% default filters deliver an output bandwidth of  $0.8 \cdot f_s / N$ , where N is the decimation setting. The rejection of adjacent-band components within the 80% output bandwidth is better than 100 dB.

Each DDC delivers a complex output stream consisting of 24-bit I + 24-bit Q samples. Any number of channels can be enabled within each bank, selectable from 0 to 64. Each bank includes an output sample interleaver that delivers a channel-multiplexed stream for all enabled channels within the bank.

Versions of the 7151 are also available as a PCIe full-length board (Models 7751 and 7751D dual density), PCIe half-length board (Model 7851), PCI board (Model 7651), 6U cPCI (Models 7251 and 7251D dual density), 3U cPCI (Model 7351), and 3U VPX (Model 5351).

## Products

### 32-Channel DDC Installed Core with Quad 200 MHz, 16-bit A/D

**Model 7152 PMC • Model 7252 6U cPCI • Model 7352 3U cPCI • Model 7652 PCI  
Model 7752 Full-length PCIe • Model 7852 Half-length PCIe • Model 5352 3U VPX**




Figure 37

The Model 7152 PMC module is a 4-channel high-speed digitizer with a factory-installed 32-channel DDC core. The front end of the module accepts four RF inputs and transformer-couples them into four 16-bit A/D converters running at 200 MHz. The digitized output signals pass to a Virtex-5 FPGA for routing, formatting and DDC signal processing.

The Model 7152 employs an advanced FPGA-based digital downconverter engine consisting of four identical 8-channel DDC banks. Four independently controllable input multiplexers select one of the four A/Ds as the input source for each DDC bank. Each of the 32 DDCs has an independent 32-bit tuning frequency setting.

All of the 8 channels within a bank share a common decimation setting that can range from 16 to 8192, programmable in steps of 8. For example, with a sampling rate of 200 MHz, the available output bandwidths range from 19.53 kHz to 10.0 MHz. Each 8-channel bank can

have its own unique decimation setting supporting as many as four different output bandwidths for the board.

The decimating filter for each DDC bank accepts a unique set of user-supplied 18-bit coefficients. The 80% default filters deliver an output bandwidth of  $0.8 \cdot f_s / N$ , where N is the decimation setting. The rejection of adjacent-band components within the 80% output band-width is better than 100 dB.

Each DDC delivers a complex output stream consisting of 24-bit I + 24-bit Q samples. Any number of channels can be enabled within each bank, selectable from 0 to 8. Each bank includes an output sample interleaver that delivers a channel-multiplexed stream for all enabled channels within the bank. Gain and phase control, power meters and threshold detectors are included.

Versions of the 7152 are also available as a PCIe full-length board (Models 7752 and 7752D dual density), PCIe half-length board (Model 7852), PCI board (Model 7652), 6U cPCI (Models 7252 and 7252D dual density), 3U cPCI (Model 7352), and 3U VPX (Model 5352).

## Products

### 4-Channel DDC and Beamformer Installed Core with four 200 MHz, 16-bit A/Ds

**Model 7153 PMC/XMC • Model 7253 6U cPCI • Model 7353 3U cPCI • Model 7653 PCI  
Model 7753 Full-length PCIe • Model 7853 Half-length PCIe • Model 5353 3U VPX**




Figure 38

Model 7153 is a 4-channel, high-speed software radio module designed for processing baseband RF or IF signals. It features four 200 MHz 16-bit A/Ds supported by a high-performance 4-channel DDC (digital downconverter) installed core and a complete set of beamforming functions. With built-in multiboard synchronization and an Aurora gigabit serial interface, it provides everything needed for implementing multichannel beamforming systems.

The Model 7153 employs an advanced FPGA-based DDC engine consisting of four identical multiband banks. Four independently controllable input multiplexers select one of the four A/Ds as the input source for each DDC bank. Each of the 4 DDCs has an independent 32-bit tuning frequency setting.

All four DDCs have a decimation setting that can range from 2 to 256, programmable independently in steps of 1. The decimating filter for each DDC bank accepts a unique set of user-supplied 18-bit coefficients. The 80% default filters deliver an output bandwidth of

$0.8 * f_s / N$ , where N is the decimation setting. The rejection of adjacent-band components within the 80% output band-width is better than 100 dB.

In addition to the DDCs, the 7153 features a complete beamforming subsystem. Each channel contains programmable I & Q phase and gain adjustments followed by a power meter that continuously measures the individual average power output. The time constant of the averaging interval for each meter is programmable up to 8 ksamples. The power meters present average power measurements for each channel in easy-to-read registers. Each channel also includes a threshold detector that sends an interrupt to the processor if the average power level of any DDC falls below or exceeds a programmable threshold.

Versions of the 7153 are also available as a PCIe full-length board (Models 7753 and 7753D dual density), PCIe half-length board (Model 7853), PCI board (Model 7653), 6U cPCI (Models 7253 and 7253D dual density), 3U cPCI (Model 7353), and 3U VPX (Model 5353).

## Products

### Dual SDR Transceivers with 400 MHz A/D, 800 MHz D/A, and Virtex-5 FPGAs

**Model 7156 PMC/XMC • Model 7256 6U cPCI • Model 7356 3U cPCI • Model 7656 PCI  
Model 7756 Full-length PCIe • Model 7856 Half-length PCIe • Model 5356 3U VPX**




Figure 39

Model 7156 is a dual high-speed data converter suitable for connection as the HF or IF input of a communications system. It features two 400 MHz 14-bit A/Ds, a DUC with two 800 MHz 16-bit D/As, and two Virtex-5 FPGAs. Model 7156 uses the popular PMC format and supports the VITA 42 XMC standard for switched fabric interfaces.

The Model 7156 architecture includes two Virtex-5 FPGAs. The first FPGA is used primarily for signal processing while the second one is dedicated to board interfaces. All of the board's data and control paths are accessible by the FPGAs, enabling factory installed functions such as data multiplexing, channel selection, data packing, gating, triggering and SDRAM memory control.

Two independent 512 MB banks of DDR2 SDRAM are available to the signal processing FPGA. Built-in memory functions include an A/D data transient capture mode with pre- and post-triggering. All memory banks can be easily accessed through the PCI-X interface.

A high-performance IP core wideband DDC may be factory-installed in the processing FPGA.

A 5-channel DMA controller and 64 bit/100 MHz PCI-X interface assures efficient transfers to and from the module.

Two 4X switched serial ports implemented with the Xilinx Rocket I/O interfaces, connect the FPGA to the XMC connector with two 2.5 GB/sec data links to the carrier board.


A dual bus system timing generator allows for sample clock synchronization to an external system reference. It also supports large, multichannel applications where the relative phases must be preserved.

Versions of the 7156 are also available as a PCIe full-length board (Models 7756 and 7756D dual density), PCIe half-length board (Model 7856), PCI board (Model 7656), 6U cPCI (Models 7256 and 7256D dual density), 3U cPCI (Model 7356), and 3U VPX (Model 5356). All these products have similar features.

## Products

### Dual SDR Transceivers with 500 MHz A/D, 800 MHz D/A, and Virtex-5 FPGAs

**Model 7158 PMC/XMC • Model 7258 6U cPCI • Model 7358 3U cPCI • Model 7658 PCI  
Model 7758 Full-length PCIe • Model 7858 Half-length PCIe • Model 5358 3U VPX**



Model 7158  
PMC/XMC

Figure 40

Model 7158 is a dual high-speed data converter suitable for connection as the HF or IF input of a communications system. It features two 500 MHz 12-bit A/Ds, a digital upconverter with two 800 MHz 16-bit D/As, and two Virtex-5 FPGAs. Model 7158 uses the popular PMC format and supports the VITA 42 XMC standard for switched fabric interfaces.

The Model 7158 architecture includes two Virtex-5 FPGAs. The first FPGA is used primarily for signal processing while the second one is dedicated to board interfaces. All of the board's data and control paths are accessible by the FPGAs, enabling factory installed functions such as data multiplexing, channel selection, data packing, gating, triggering and SDRAM memory control.

Two independent 256 MB banks of DDR2 SDRAM are available to the signal processing FPGA. Built-in memory functions include an A/D data transient capture mode with pre- and post-triggering. All memory banks can be easily accessed through the PCI-X interface.

A 5-channel DMA controller and 64 bit / 100 MHz PCI-X interface assures efficient transfers to and from the module.

Two 4X switched serial ports implemented with the Xilinx Rocket I/O interfaces, connect the FPGA to the XMC connector with two 2.5 GB/sec data links to the carrier board.

A dual bus system timing generator allows for sample clock synchronization to an external system reference. It also supports large, multichannel applications where the relative phases must be preserved.

Versions of the 7158 are also available as a PCIe full-length board (Models 7758 and 7758D dual density), PCIe half-length board (Model 7858), PCI board (Model 7658), 6U cPCI (Models 7258 and 7258D dual density), 3U cPCI (Model 7358), and 3U VPX (Model 5358). All these products have similar features.

## Products

### 3-Channel 200 MHz A/D, DUC, 2-Channel 800 MHz D/A, Virtex-6 FPGA

**Model 71620 XMC • Model 78620 Half-length PCIe • Model 53620 3U VPX  
Model 72620 6U cPCI • Model 73620 3U cPCI • Model 74620 6U cPCI**




Figure 41

Model 71620 is a member of the Cobalt® family of high performance XMC modules based on the Xilinx Virtex-6 FPGA. A multichannel, high-speed data converter, it is suitable for connection to HF or IF ports of a communications or radar system. Its built-in data capture and playback features offer an ideal turnkey solution. It includes three 200 MHz, 16-bit A/Ds, a DUC with two 800 MHz, 16-bit D/As and four banks of memory. In addition to supporting PCI Express Gen. 2 as a native interface, the Model 71620 includes general purpose and gigabit serial connectors for application-specific I/O .

The Pentek Cobalt architecture features a Virtex-6 FPGA. All of the board's data and control paths are accessible by the FPGA, enabling factory-installed functions including data multiplexing, channel selection, data packing, gating, triggering and memory control. The Cobalt architecture organizes the FPGA as a container for data processing applications where each function exists as an intellectual property (IP) module.

Each member of the Cobalt family is delivered with factory-installed applications ideally matched to the board's analog interfaces. The 71620 factory-installed functions include an A/D acquisition and a D/A waveform playback IP module. In addition, IP modules for either DDR3 or QDRII+ memories, a controller for all data clocking and synchronization functions, a test signal generator and a PCIe interface complete the factory-installed functions.

Multiple 71620's can be driven from the LVPECL bus master, supporting synchronous sampling and sync functions across all connected modules. The architecture supports up to four memory banks which can be configured with all QDRII+ SRAM, DDR3 SDRAM, or as combination of two banks of each type of memory.

Versions of the 71620 are also available as a PCIe half-length board (Model 78620), 3U VPX (Model 53620), 6U cPCI (Models 72620 and 74620 dual density), and 3U cPCI (Model 73620).

## Products

### 3-Channel 200 MHz A/D, DUC, 2-Channel 800 MHz D/A, Installed IP Cores

**Model 71621 XMC • Model 78621 Half-length PCIe • Model 53621 3U VPX  
Model 72621 6U cPCI • Model 73621 3U cPCI • Model 74621 6U cPCI**




Figure 42

Model 71621 is a member of the Cobalt family of high performance XMC modules based on the Xilinx Virtex-6 FPGA. A multichannel, high-speed data converter based on the Model 71620 described in the previous page, it includes factory-installed IP cores to enhance the performance of the 71620 and address the requirements of many applications.

The 71621 factory-installed functions include three A/D acquisition and one D/A waveform playback IP modules. Each of the three acquisition IP modules contains a powerful, programmable DDC IP core. The waveform playback IP module contains an interpolation IP core, ideal for matching playback rates to the data and decimation rates of the acquisition modules. IP modules for either DDR3 or QDR II+ memories, a controller for all data clocking and synchronization functions, a test signal generator, an Aurora gigabit serial interface, and a PCIe interface complete the factory-installed functions.

Each DDC has an independent 32-bit tuning frequency setting that ranges from DC to  $f_s$ , where  $f_s$  is

the A/D sampling frequency. Each DDC can have its own unique decimation setting, supporting as many as three different output bandwidths for the board. Decimations can be programmed from 2 to 65,536 providing a wide range to satisfy most applications.


The 71621 also features a complete beamforming subsystem. Each DDC core contains programmable I & Q phase and gain adjustments followed by a power meter that continuously measures the individual average power output. The power meters present average power measurements for each DDC core output in easy-to-read registers. A threshold detector automatically sends an interrupt to the processor if the average power level of any DDC core falls below or exceeds a programmable threshold.

Versions of the 71621 are also available as a PCIe half-length board (Model 78621), 3U VPX (Model 53621), 6U cPCI (Models 72621 and 74621 dual density), and 3U cPCI (Model 73621).

## Products

### 1 GHz A/D, 1 GHz D/A, Virtex-6 FPGA

**Model 78630 Half-length PCIe • Model 71630 XMC • Model 53630 3U VPX  
Model 72630 6U cPCI • Model 73630 3U cPCI • Model 74630 6U cPCI**



Model 78630  
half-length PCIe



Figure 43

Model 78630 is a member of the Cobalt family of high performance PCIe boards based on the Xilinx Virtex-6 FPGA. A high-speed data converter, it is suitable for connection to HF or IF ports of a communications or radar system. Its built-in data capture and playback features offer an ideal turnkey solution as well as a platform for developing and deploying custom FPGA processing IP. It includes 1 GHz, 12-bit A/D, 1 GHz, 16-bit D/A converters and four banks of memory. In addition to supporting PCI Express Gen. 2 as a native interface, the Model 78630 includes optional general purpose and gigabit serial card connectors for application-specific I/O protocols.

The Pentek Cobalt architecture features a Virtex-6 FPGA. All of the board's data and control paths are accessible by the FPGA, enabling factory-installed functions including data multiplexing, channel selection, data packing, gating, triggering and memory control. The Cobalt architecture organizes the FPGA as a container for data processing applications where each function exists as an intellectual property (IP) module.

Each member of the Cobalt family is delivered with factory-installed applications ideally matched to the board's analog interfaces. The 78630 factory-installed functions include an A/D acquisition and a D/A waveform playback IP module. In addition, IP modules for either DDR3 or QDRII+ memories, a controller for all data clocking and synchronization functions, a test signal generator and a PCIe interface complete the factory-installed functions.

Multiple 78630's can be driven from the LVPECL bus master, supporting synchronous sampling and sync functions across all connected boards. The architecture supports up to four memory banks which can be configured with all QDRII+ SRAM, DDR3 SDRAM, or as combination of two banks of each type of memory.

Versions of the 78630 are also available as an XMC module (Model 71630), 3U VPX (Model 53630), 6U cPCI (Models 72630 and 74630 dual density), and 3U cPCI (Model 73630).



## Products

### 1- or 2-Channel 3.6 GHz and 2- or 4-Channel 1.8 GHz, 12-bit A/D, Virtex-6 FPGA

**Model 72640 6U cPCI • Model 73640 3U cPCI • Model 74640 6U cPCI  
Model 71640 XMC • Model 78640 Half-length PCIe • Model 53640 3U VPX**




Figure 44

Models 72640, 73640 and 74640 are members of the Cobalt family of high performance CompactPCI boards based on the Xilinx Virtex-6 FPGA. They consist of one or two Model 71640 XMC modules mounted on a cPCI carrier board. These models include one or two 3.6 GHz, 12-bit A/D converters and four or eight banks of memory.

The Pentek Cobalt architecture features a Virtex-6 FPGA. All of the board's data and control paths are accessible by the FPGA, enabling factory-installed functions including data multiplexing, channel selection, data packing, gating, triggering and memory control. The Cobalt architecture organizes the FPGA as a container for data processing applications where each function exists as an intellectual property (IP) module.

Each member of the Cobalt family is delivered with factory-installed applications ideally matched to the board's analog interfaces. The factory-installed functions of these models include one or two A/D acquisition IP

modules. In addition, IP modules for DDR3 memories, controllers for all data clocking and synchronization functions, a test signal generator and a PCIe interface complete the factory-installed functions.

The front end accepts analog HF or IF inputs on a pair of front panel SSMC connectors with transformer coupling into a National Semiconductor ADC12D1800 12-bit A/D. The converter operates in single-channel interleaved mode with a sampling rate of 3.6 GHz and an input bandwidth of 1.75 GHz; or, in dual-channel mode with a sampling rate of 1.8 GHz and input bandwidth of 2.8 GHz. The ADC12D1800 provides a programmable 15-bit gain adjustment allowing these models to have a full scale input range of +2 dBm to +4 dBm.

Model 72640 is a 6U cPCI board, while Model 73640 is a 3U cPCI board; Model 74640 is a dual density 6U cPCI board. Also available is an XMC module (Model 71640), PCIe half-length board (Model 78640), and 3U VPX (Model 53640).

## Products

### 2-Channel 500 MHz A/D, DUC, 2-Channel 800 MHz D/A, Virtex-6 FPGA

**Model 53650 3U VPX • Model 71650 XMC • Model 78650 Half-length PCIe  
Model 72650 6U cPCI • Model 73650 3U cPCI • Model 74650 6U cPCI**




Figure 45

Model 53650 is a member of the Cobalt family of high performance 3U VPX boards based on the Xilinx Virtex-6 FPGA. A two-channel, high-speed data converter, it is suitable for connection to HF or IF ports of a communications or radar system. Its built-in data capture and playback features offer an ideal turnkey solution as well as a platform for developing and deploying custom FPGA processing IP. The 53650 includes two 500 MHz 12-bit A/Ds, one DUC, two 800 MHz 16-bit D/As and four banks of memory. It features built-in support for PCI Express over the 3U VPX backplane.

The Pentek Cobalt architecture features a Virtex-6 FPGA. All of the board's data and control paths are accessible by the FPGA, enabling factory-installed functions including data multiplexing, channel selection, data packing, gating, triggering and memory control. The Cobalt architecture organizes the FPGA as a container for data processing applications where each function exists as an intellectual property (IP) module.

Each member of the Cobalt family is delivered with factory-installed applications ideally matched to the board's analog interfaces. The 53650 factory-installed functions include an A/D acquisition and a D/A waveform playback IP module. In addition, IP modules for either DDR3 or QDRII+ memories, a controller for all data clocking and synchronization functions, a test signal generator and a PCIe interface complete the factory-installed functions.

Multiple 53650's can be driven from the LVPECL bus master, supporting synchronous sampling and sync functions across all connected boards. The architecture supports up to four memory banks which can be configured with all QDRII+ SRAM, DDR3 SDRAM, or as combination of two banks of each type of memory.

Versions of the 53650 are also available as an XMC module (Model 71650), as a PCIe half-length board (Model 78650), 6U cPCI (Models 72650 and 74650 dual density), and 3U cPCI (Model 73650).

## Products

### 4-Channel 200 MHz 16-bit A/D with Virtex-6 FPGA

**Model 71660 XMC • Model 78660 Half-length PCIe • Model 53660 3U VPX  
Model 72660 6U cPCI • Model 73660 3U cPCI • Model 74660 6U cPCI**




Figure 46

Model 71660 is a member of the Cobalt family of high performance XMC modules based on the Xilinx Virtex-6 FPGA. A multichannel, high-speed data converter, it is suitable for connection to HF or IF ports of a communications or radar system. Its built-in data capture and playback features offer an ideal turnkey solution as well as a platform for developing and deploying custom FPGA processing IP. It includes four 200 MHz, 16-bit A/Ds and four banks of memory. In addition to supporting PCI Express Gen. 2 as a native interface, the Model 71660 includes general purpose and gigabit serial connectors for application-specific I/O .

The Pentek Cobalt architecture features a Virtex-6 FPGA. All of the board's data and control paths are accessible by the FPGA, enabling factory-installed functions including data multiplexing, channel selection, data packing, gating, triggering and memory control. The Cobalt architecture organizes the FPGA as a container for data processing applications where each function exists as an intellectual property (IP) module.

Each member of the Cobalt family is delivered with factory-installed applications ideally matched to the board's analog interfaces. The 71660 factory-installed functions include four A/D acquisition IP modules. In addition, IP modules for either DDR3 or QDRII+ memories, a controller for all data clocking and synchronization functions, a test signal generator and a PCIe interface complete the factory-installed functions.

Multiple 71660's can be driven from the LVPECL bus master, supporting synchronous sampling and sync functions across all connected modules. The architecture supports up to four memory banks which can be configured with all QDRII+ SRAM, DDR3 SDRAM, or as combination of two banks of each type of memory.

Versions of the 71660 are also available as a PCIe half-length board (Model 78660), 3U VPX (Model 53660), 6U cPCI (Models 72660 and 74660 dual density), and 3U cPCI (Model 73660).

## Products

### 4-Channel 200 MHz 16-bit A/D with Installed IP Cores

**Model 71661 XMC • Model 78661 Half-length PCIe • Model 53661 3U VPX  
Model 72661 6U cPCI • Model 73661 3U cPCI • Model 74661 6U cPCI**




Figure 47

Model 71661 is a member of the Cobalt family of high performance XMC modules based on the Xilinx Virtex-6 FPGA. A multichannel, high-speed data converter based on the Model 71660 described in the previous page, it includes factory-installed IP cores to enhance the performance of the 71620 and address the requirements of many applications.

The 71661 factory-installed functions include four A/D acquisition IP modules. Each of the four acquisition IP modules contains a powerful, programmable DDC IP core. IP modules for either DDR3 or QDR II+ memories, a controller for all data clocking and synchronization functions, a test signal generator, an Aurora gigabit serial interface, and a PCIe interface complete the factory-installed functions.

Each DDC has an independent 32-bit tuning frequency setting that ranges from DC to  $f_s$ , where  $f_s$  is the A/D sampling frequency. Each DDC can have its own unique decimation setting, supporting as many as four different output bandwidths for the board. Decima-

tions can be programmed from 2 to 65,536 providing a wide range to satisfy most applications.

The 71661 also features a complete beamforming subsystem. Each DDC core contains programmable I & Q phase and gain adjustments followed by a power meter that continuously measures the individual average power output. The power meters present average power measurements for each DDC core output in easy-to-read registers. A threshold detector automatically sends an interrupt to the processor if the average power level of any DDC core falls below or exceeds a programmable threshold.


For larger systems, multiple 71661's can be chained together via the built-in Xilinx Aurora gigabit serial interface through the P16 XMC connector.

Versions of the 71661 are also available as a PCIe half-length board (Model 78661), 3U VPX (Model 53661), 6U cPCI (Models 72661 and 74661 dual density), and 3U cPCI (Model 73661).

## Products

### 4-Channel 200 MHz 16-bit A/D with Installed IP Cores

**Model 78662 Half-length PCIe • Model 71662 XMC • Model 53662 3U VPX  
Model 72662 6U cPCI • Model 73662 3U cPCI • Model 74662 6U cPCI**



Model 78662  
half-length PCIe



Figure 48

Model 78662 is a member of the Cobalt family of high performance PCIe boards based on the Xilinx Virtex-6 FPGA. Based on the Model 71660 presented previously, this four-channel, high-speed data converter with programmable DDCs is suitable for connection to HF or IF ports of a communications or radar system.

The 78662 factory-installed functions include four A/D acquisition IP modules. Each of the four acquisition IP modules contains a powerful, programmable 8-channel DDC IP core. IP modules for either DDR3 or QDRII+ memories, a controller for all data clocking and synchronization functions, a test signal generator, voltage and temperature monitoring, and a PCIe interface complete the factory-installed functions.

Each of the 32 DDC channels has an independent 32-bit tuning frequency setting that ranges from DC to  $f_s$ , where  $f_s$  is the A/D sampling frequency. All of the 8 channels within a bank share a common decimation setting ranging from 16 to 8192 programmable in steps

of eight. Each 8-channel bank can have its own unique decimation setting supporting a different bandwidth associated with each of the four acquisition modules.

The decimating filter for each DDC bank accepts a unique set of user-supplied 18-bit coefficients. The 80% default filters deliver an output bandwidth of  $0.8 \cdot f_s / N$ , where N is the decimation setting. The rejection of adjacent-band components within the 80% output bandwidth is better than 100 dB.


Each DDC delivers a complex output stream consisting of 24-bit I + 24-bit Q samples at a rate of  $f_s / N$ . Any number of channels can be enabled within each bank, selectable from 0 to 8. Multiple 78662's can be driven from the LVPECL bus master, supporting synchronous sampling and sync functions across all connected boards.

Versions of the 78662 are also available as an XMC module (Model 71662), 3U VPX (Model 53662), 6U cPCI (Models 72662 and 74662 dual density), and 3U cPCI (Model 73662).

**Products**

**L-Band RF Tuner with 2-Channel 200 MHz A/D and Virtex-6 FPGA**

**Model 53690 3U VPX • Model 71690 XMC • Model 78690 Half-length PCIe  
Model 72690 6U cPCI • Model 73690 3U cPCI • Model 74690 6U cPCI**



Model 53690 3U VPX  
COTS and rugged



Figure 49

Model 53690 is a member of the Cobalt family of high performance 3U VPX boards based on the Xilinx Virtex-6 FPGA. A 2-Channel high-speed data converter, it is suitable for connection directly to the RF port of a communications or radar system. Its built-in data capture features offer an ideal turnkey solution. The Model 53690 includes an L-Band RF tuner, two 200 MHz, 16-bit A/Ds and four banks of memory. It features built-in support for PCI Express over the 3U VPX backplane.

The Pentek Cobalt architecture features a Virtex-6 FPGA. All of the board's data and control paths are accessible by the FPGA, enabling factory-installed functions including data multiplexing, channel selection, data packing, gating, triggering and memory control. The Cobalt architecture organizes the FPGA as a container for data processing applications where each function exists as an intellectual property (IP) module.

Each member of the Cobalt family is delivered with factory-installed applications ideally matched to the


board's analog interfaces. The 53690 factory-installed functions include two A/D acquisition IP modules. IP modules for either DDR3 or QDRII+ memories, a controller for all data clocking and synchronization functions, a test signal generator, and a PCIe interface complete the factory-installed functions.

A front panel connector accepts L-Band signals between 925 MHz and 2175 MHz from an antenna LNB. A Maxim MAX2112 tuner directly converts these signals to baseband using a broadband I/Q downconverter. The device includes an RF variable-gain LNA (low-noise amplifier), a PLL synthesized local oscillator, quadrature (I + Q) downconverting mixers, baseband lowpass filters and variable-gain baseband amplifiers.

Versions of the 53690 are also available as an XMC module (Model 71690), as a PCIe half-length board (Model 78690), 6U cPCI (Models 72690 and 74690 dual density), and 3U cPCI (Model 73690).

**Products**

**215 MHz, 12-bit A/D with Wideband DDCs - VME/VXS**



The Model 6821 is a 6U single slot board with the AD9430 12-bit, 215 MHz A/D converter.

Capable of digitizing input signal bandwidths up to 100 MHz, it is ideal for wideband applications including radar and spread spectrum communication systems.

The sampling clock can be supplied either from a front panel input or from an internal crystal oscillator. Data from the A/D converter flows into two Xilinx Virtex-II Pro FPGAs where optional signal processing functions can be performed. The size of the FPGAs can range from the XC2VP20 to the XC2VP50.

Because the sampling rate is well beyond conventional ASIC digital downconverters, none are included on the board.

Instead, the Pentek GateFlow IP Core 422 Ultra Wideband Digital Downconverter can be factory-

installed in one or both of the FPGAs to perform this function.

Two 128 MB SDRAMs, one for each FPGA, support large memory applications such as swinging buffers, digital filters, DSP algorithms, and digital delay lines for tracking receivers.


Either two or four FPDP-II ports connect the FPGAs to external digital destinations such as processor boards, memory boards or storage devices.

A VMEbus interface supports configuration of the FPGAs over the backplane and also provides data and control paths for runtime applications. A VXs interface is optionally available.

This Model is available in commercial as well as conduction-cooled versions.

## Products

### Dual 215 MHz, 12-bit A/D with Wideband DDCs - VME/VXS



The Model 6822 is a 6U single slot VME board with two AD9430 12-bit 215 MHz A/D converters.

Capable of digitizing input signal bandwidths up to 100 MHz, it is ideal for wideband applications including radar and spread spectrum communication systems.

The sampling clock can be supplied either from a front panel input or from an internal crystal oscillator. Data from each A/D converter flows into a Xilinx Virtex-II Pro FPGA where optional signal processing functions can be performed. The size of the FPGAs can range from the XC2VP20 to the XC2VP50.

Because the sampling rate is well beyond conventional ASIC digital downconverters, none are included on the board.

Instead, the Pentek GateFlow IP Core 422 Ultra Wideband Digital Downconverter can be factory-

installed in one or both of the FPGAs to perform this function.

Two 128 MB SDRAMs, one for each FPGA, support large memory applications such as swinging buffers, digital filters, DSP algorithms, and digital delay lines for tracking receivers.

Either two or four FPDP-II ports connect the FPGAs to external digital destinations such as processor boards, memory boards or storage devices.

A VMEbus interface supports configuration of the FPGAs over the backplane and also provides data and control paths for runtime applications. A VXs interface is optionally available.

This Model is available in commercial as well as conduction-cooled versions.



## Products

### Dual 2 GHz, 10-bit A/D with Very High-Speed DDCs - VME/VXS




Figure 52

The Model 6826 is a 6U single slot VME board with two Atmel AT84AS008 10-bit 2 GHz A/D converters.

Capable of digitizing input signals at sampling rates up to 2 GHz, it is ideal for extremely wideband applications including radar and spread spectrum communication systems. The sampling clock is an externally supplied sinusoidal clock at a frequency from 200 MHz to 2 GHz.

Data from each of the two A/D converters flows into an innovative dual-stage demultiplexer that packs groups of eight data samples into 80-bit words for delivery to the Xilinx Virtex-II Pro XC2VP70 FPGA at one eighth the sampling frequency. This advanced circuit features the Atmel AT84CS001 demultiplexer which represents a significant improvement over previous technology.

Because the sampling rate is well beyond conventional digital downconverters, none are included on the board. A very high-speed digital downconverter IP core

for the Model 6826 can be developed for a customer who is interested in one.

The customer will be able to incorporate this core into the Model 6826 by ordering it as a factory-installed option.

Two 512 MB or 1 GB SDRAMs, support large memory applications such as swinging buffers, digital filters, DSP algorithms, and digital delay lines for tracking receivers.

Either two or four FPDP-II ports connect the FPGA to external digital destinations such as processor boards, memory boards or storage devices.

A VMEbus interface supports configuration of the FPGA over the backplane and also provides data and control paths for runtime applications. A VXS interface is optionally available.

This Model is also available in a single-channel version and in commercial as well as conduction-cooled versions.

## Products

### 2.2 GHz Clock, Sync and Gate Distribution Board




Figure 53

Model 6890 Clock, Sync and Gate Distribution Board synchronizes multiple Pentek I/O boards within a system. It enables synchronous sampling and timing for a wide range of multichannel high-speed data acquisition, DSP and software radio applications. Up to eight boards can be synchronized using the 6890, each receiving a common clock of up to 2.2 GHz along with timing signals that can be used for synchronizing, triggering and gating functions.

Clock signals are applied from an external source such as a high performance sine wave generator. Gate and sync signals can come from an external source, or from one supported board set to act as the master.

The 6890 accepts clock input at +10 dBm to +14 dBm with a frequency range from 800 MHz to 2.2 GHz and uses a 1:2 power splitter to distribute the clock. The first output of this power splitter sends the clock signal to a 1:8 splitter for distribution to up to eight boards using SMA connectors. The second output of the 1:2 power

splitter feeds a 1:2 buffer which distributes the clock signal to both the gate and synchronization circuits.

The 6890 features separate inputs for gate/trigger and sync signals with user-selectable polarity. Each of these inputs can be TTL or LVPECL. Separate Gate Enable and Sync Enable inputs allow the user to enable or disable these circuits using an external signal.


A programmable delay allows the user to make timing adjustments on the gate and sync signals before they are sent to an LVPECL buffer. A bank of eight MMCX connectors at the output of each buffer delivers signals to up to eight boards.

A 2:1 multiplexer in each circuit allows the gate/trigger and sync signals to be registered with the input clock signal before output, if desired.

Sets of input and output cables for two to eight boards are available from Pentek.

## Products

### System Synchronizer and Distribution Board



Model 6891 System Synchronizer and Distribution Board synchronizes multiple Pentek I/O modules within a system. It enables synchronous sampling and timing for a wide range of multichannel high-speed data acquisition, DSP and software radio applications.

Up to eight modules can be synchronized using the 6891, each receiving a common clock up to 500 MHz along with timing signals that can be used for synchronizing, triggering and gating functions. For larger systems, up to eight 6891's can be linked together to provide synchronization for up to 64 I/O modules producing systems with up to 256 channels.

Model 6891 accepts three TTL input signals from external sources: one for clock, one for gate or trigger and one for a synchronization signal. Two additional inputs are provided for separate gate and sync enable signals.

Clock signals can be applied from an external source such as a high performance sine-wave generator. Gate/trigger and sync signals can come from an external system source. Alternately, a Sync Bus connector accepts LVPECL inputs from any compatible Pentek products to drive the clock, sync and gate/trigger signals.

The 6891 provides eight front panel Sync Bus output connectors, compatible with a wide range of Pentek I/O modules. The Sync Bus is distributed through ribbon cables, simplifying system design. The 6891 accepts clock input at +10 dBm to +14 dBm with a frequency range from 1 kHz to 800 MHz. This clock is used to register all sync and gate/trigger signals as well as providing a sample clock to all connected I/O modules.

A programmable delay allows the user to make timing adjustments on the gate and sync signals before they are sent to an LVPECL buffer for output through the Sync Bus connectors.

## Products

### Multifrequency Clock Synthesizer

**Model 7190 PMC • Model 7290 6U cPCI • Model 7390 3U cPCI • Model 7690 PCI  
Model 7790 Full-length PCIe • Model 7890 Half-length PCIe • Model 5390 3U VPX**




Figure 55

Model 7190 generates up to eight synthesized clock signals suitable for driving A/D and D/A converters in high-performance real-time data acquisition and software radio systems. The clocks offer exceptionally low phase noise and jitter to preserve the signal quality of the data converters. These clocks are synthesized from on-board quad VCXOs and can be phase-locked to an external reference signal.

The 7190 uses four Texas Instruments CDC7005 clock synthesizer and jitter cleaner devices. Each CDC7005 is paired with a dedicated VCXO to provide the base frequency for the clock synthesizer. Each of the four VCXOs can be independently programmed to generate one of four frequencies between 50 MHz and 700 MHz.

The CDC7005 can output the selected frequency of its associated VCXO, or generate submultiples using divisors of 2, 4, 8 or 16. The four CDC7005's can output up to five frequencies each. The 7190 can be programmed to route any of these 20 frequencies to the module's five output drivers.

The CDC7005 includes phase-locking circuitry that locks the frequency of its associated VCXO to an input reference of 5 MHz to 100 MHz.

Eight front panel SMC connectors supply synthesized clock outputs driven from the five clock output drivers. This supports a single identical clock to all eight outputs or up to five different clocks to various outputs. With four independent quad VCXOs and each CDC7005 capable of providing up to five different submultiple clocks, a wide range of clock configurations is possible. In systems where more than five different clock outputs are required simultaneously, multiple 7190's can be used and phase-locked with the 5 MHz to 100 MHz system reference.

Versions of the 7190 are also available as a PCIe full-length board (Models 7790 and 7790D dual density), PCIe half-length board (Model 7890), 3U VPX board (Model 5390), PCI board (Model 7690), 6U cPCI (Models 7290 and 7290D dual density), or 3U cPCI (Model 7390).

## Products

### Programmable Multifrequency Clock Synthesizer

**Model 7191 PMC • Model 7291 6U cPCI • Model 7391 3U cPCI • Model 7691 PCI  
Model 7791 Full-length PCIe • Model 7891 Half-length PCIe • Model 5391 3U VPX**




Figure 56

Model 7191 generates up to eight synthesized clock signals suitable for driving A/D and D/A converters in high-performance real-time data acquisition and software radio systems. The clocks offer exceptionally low phase noise and jitter to preserve the signal quality of the data converters. These clocks are synthesized from programmable VCXOs and can be phase-locked to an external reference signal.

The 7191 uses four Texas Instruments CDC7005 clock synthesizer and jitter cleaner devices. Each CDC7005 is paired with a dedicated VCXO to provide the base frequency for the clock synthesizer. Each of the four VCXOs can be independently programmed to a desired frequency between 50 MHz and 700 MHz with 32-bit tuning resolution.

The CDC7005 can output the programmed frequency of its associated VCXO, or generate submultiples using divisors of 2, 4, 8 or 16. The four CDC7005's can output up to five frequencies each. The 7191 can be programmed to route any of these 20 frequencies to the module's five output drivers.


The CDC7005 includes phase-locking circuitry that locks the frequency of its associated VCXO to an input reference of 5 MHz to 100 MHz.

Eight front panel SMC connectors supply synthesized clock outputs driven from the five clock output drivers. This supports a single identical clock to all eight outputs or up to five different clocks to various outputs. With four programmable VCXOs and each CDC7005 capable of providing up to five different submultiple clocks, a wide range of clock configurations is possible. In systems where more than five different clock outputs are required simultaneously, multiple 7191's can be used and phase-locked with the 5 MHz to 100 MHz system reference.

Versions of the 7191 are also available as a PCIe full-length board (Models 7791 and 7791D dual density), PCIe half-length board (Model 7891), 3U VPX board (Model 5391), PCI board (Model 7691), 6U cPCI (Models 7291 and 7291D dual density), or 3U cPCI (Model 7391).

## Products

### Clock and Sync Generator for I/O Modules



Model 9190 Clock and Sync Generator synchronizes multiple Pentek I/O modules within a system to provide synchronous sampling and timing for a wide range of high-speed, multichannel data acquisition, DSP and software radio applications. Up to 80 I/O modules can be driven from the Model 9190, each receiving a common clock and up to five different timing signals which can be used for synchronizing, triggering and gating functions.

Clock and timing signals can come from six front panel SMA user inputs or from one I/O module set to act as the timing signal master. (In this case, the master I/O module will not be synchronous with the slave modules due to delays through the 9190.) Alternately, the master clock can come from a socketed, user-replaceable crystal oscillator within the Model 9190.

Buffered versions of the clock and five timing signals are available as outputs on the 9190's front panel SMA connectors.

Model 9190 is housed in a line-powered, 1.75 in. high metal chassis suitable for mounting in a standard 19 in. equipment rack, either above or below the cage holding the I/O modules.

Separate cable assemblies extend from openings in the front panel of the 9190 to the front panel clock and sync connectors of each I/O module. Mounted between two standard rack-mount card cages, Model 9190 can drive a maximum of 80 clock and sync cables, 40 to the card cage above and 40 to the card cage below. Fewer cables may be installed for smaller systems.

## Products

### Rack-mount Real-Time Recording and Playback Transceiver Instrument




Figure 58

The Pentek RTS 2701 is a highly scalable recording and playback system in an industrial rack-mount PC server chassis. Built on the Windows® XP professional workstation, it utilizes the Model 7641-420 multiband transceiver PCI module with two 14-bit 125 MHz A/Ds, ASIC DDC, and DUC with two 16-bit 500 MHz D/As.

The factory-installed IP core 420 provides a dual wideband DDC and expands the decimation range of the ASIC DDC. The core also includes an interpolation filter that expands the interpolation factor of the ASIC DUC. The Model 7641-420 combines downconverter and upconverter functions in one PCI module and offers recording and playback capabilities.

Included with this instrument is Pentek's SystemFlow® recording software. The RTS 2701 uses a native NTFS record/playback file format for easy access by user

applications for analysis, signal processing, and waveform generation. File headers include recording parameter settings and time stamping so that the signal viewer correctly formats and annotates the displayed signals.

A high-performance PCI Express SATA RAID controller connects to multiple SATA hard drives to support storage to 4 terabytes and real-time sustained recording rates to 480 MB/sec.

Multiple RAID levels, including 0, 1, 5, 6, 10 and 50, provide a choice for the required level of redundancy. The Pentek RTS 2701 serves equally well as a development platform for advanced research projects and proof-of-concept prototypes, or as a cost-effective strategy for deploying high-performance, multichannel embedded systems.

## Products

### Configurable Real-Time Recording and Playback Instrument




Figure 59

The Pentek RTS 2706 is a turnkey, multiband recording and playback instrument for recording and reproducing high-bandwidth signals. The RTS 2706 uses 16-bit, 200 MHz A/D converters and provides sustained recording rates up to 1600 MB/sec in four-channel configuration.

The RTS 2706 uses Pentek's high-powered Virtex-6-based Cobalt modules, that provide flexibility in channel count, with optional digital downconversion capabilities. Optional 16-bit, 800 MHz D/A converters with digital upconversion allow real-time reproduction of recorded signals.

A/D sampling rates, DDC decimations and bandwidths, D/A sampling rates and DUC interpolations are among the GUI-selectable system parameters, providing a fully-programmable instrument capable of recording and reproducing a wide range of signals.

Included with this instrument is Pentek's SystemFlow recording software. Optional GPS time and position stamping allows the user to record this critical signal information.

Built on a Windows 7 Professional workstation with high performance Intel® Core™ i7 processor the RTS 2706 allows the user to install post processing and analysis tools to operate on the recorded data. The instrument records data to the native NTFS file system, providing immediate access to the recorded data.

The RTS 2706 is configured in a 4U 19" rack-mountable chassis, with hot-swap data drives, front panel USB ports and I/O connectors on the rear panel. Systems are scalable to accommodate multiple chassis to increase channel counts and aggregate data rates. All recorder chassis are connected via Ethernet and can be controlled from a single GUI either locally or from a remote PC.



## Products

### Portable Real-Time Recording and Playback Transceiver Instrument




Figure 60

The Pentek RTS 2721 is a turnkey real-time recording and playback instrument supplied in a convenient briefcase-size package that weighs just 30 pounds. Built on the Windows XP professional workstation, it includes a dual-core Xeon processor, a high-resolution 17-inch LCD monitor and a high-performance SATA RAID controller.

The RTS 2721 utilizes the Model 7641 multiband transceiver PCI module with two 14-bit 125 MHz A/Ds, ASIC DDC, and DUC with two 16-bit 500 MHz D/As. The factory-installed IP core 420 provides a dual wideband DDC and expands the decimation range of the ASIC DDC. The core also includes an interpolation filter that expands the interpolation factor of the ASIC DUC.

The Model 7641-420 combines downconverter and upconverter functions in one PCI module and offers real-time recording capabilities.

Fully supported by Pentek's SystemFlow recording software, the RTS 2721 uses a native NTFS record/playback file format for easy access by user applications for analysis, signal processing, and waveform generation. File headers include recording parameter settings and time stamping so that the signal viewer correctly formats and annotates the displayed signals.

A high-performance PCI Express SATA RAID controller connects to multiple SATA hard drives to support storage to 3 terabytes and real-time sustained recording rates up to 480 MB/sec.

Pentek's portable recorder instrument provides a flexible architecture that is easily customized to meet special needs. Multiple RAID levels, including 0, 1, 5, 6, 10 and 50, provide a choice for the required level of redundancy. With its wide range of programmable decimation and interpolation, the system supports signal bandwidths from 8 kHz to 60MHz.

**Pentek SystemFlow® Recording Software**




Figure 61

The Pentek SystemFlow Recording Software provides a rich set of function libraries and tools for controlling all Pentek RTS real-time data acquisition and recording instruments. SystemFlow software allows developers to configure and customize system interfaces and behavior.

The **Recorder Interface** includes configuration, record, playback and status screens, each with intuitive controls and indicators. The user can easily move between screens to set configuration parameters, control and monitor a recording, play back a recorded signal and monitor board temperatures and voltage levels.

The **Hardware Configuration Interface** provides entries for input source, center frequency, decimation, as well as gate and trigger information. All parameters contain limit-checking and integrated help to provide an easier-to-use out-of-the-box experience.

The SystemFlow **Signal Viewer** includes a virtual oscilloscope and spectrum analyzer for signal monitoring in both the time and frequency domains. It is extremely useful for previewing live inputs prior to recording, and for monitoring signals as they are being recorded to help ensure successful recording sessions. The viewer can also be used to inspect and analyze the recorded files after the recording is complete.

Advanced signal analysis capabilities include automatic calculators for signal amplitude and frequency, second and third harmonic components, THD (total harmonic distortion) and SINAD (signal to noise and distortion). With time and frequency zoom, panning modes and dual annotated cursors to mark and measure points of interest, the SystemFlow Signal Viewer can often eliminate the need for a separate oscilloscope or spectrum analyzer in the field.

## Applications

---

### Applications of Software Defined Radio

- Tracking Receiver System
- Software Radio Transceiver System
- 512-Channel SDR System in a single VMEbus Slot
- L-Band Signal Processing System
- 8-Channel Beamforming System

Software Radio can be used in many different systems:

Tracking receivers can be highly automated because software radio allows DSPs to perform the signal identification and analysis functions as well as the adaptable tuning functions.

Signal intelligence applications and radar benefit from the tight coupling of the A/D, DDC, DUC, and DSP functions to process wideband signals.

Cellular phone applications are one of the strongest high-volume applications because of the high density of


tightly-packed frequency division multiplexed voice channels.

Direction finding and beamforming are ideal applications for digital receivers because of their excellent channel-to-channel phase and gain matching and consistent delay characteristics.

As a general capability, any system requiring a tunable bandpass filter should be considered a candidate for using DDCs. Take a look at the following application examples to give you some more details.

## Applications

### Tracking Receiver System



#### System Highlights

- A/D data delivered into SDRAM acts as a digital delay memory
- A/D data also delivered into a Pentek FFT IP core in FPGA
- FFT core detects the strength of signals at each analysis frequency
- PowerPC controller in FPGA sorts signals according to peak strength
- PowerPC controller also tunes DDC IP core in FPGA to the strongest signal frequencies
- Delayed data from SDRAM feeds DDC IP core to compensate for FFT calculation time
- DDC captures these moving signals in real time and downconverts them to baseband



Model 6821 commercial (left) and conduction-cooled version

Figure 62

A tracking receiver locates unknown signals, locks onto them and tracks them if their frequency changes.

As shown above, to implement this receiver, we use the 128 MB SDRAM of the Model 6821 to create a delay memory function.

Samples from the A/D are sent into a circular buffer within the SDRAM and also to a Pentek FFT IP core implemented in the FPGA. The spectral peaks of the FFT indicate the frequencies of signals of interest present at the input.

The PowerPC microcontroller of the FPGA digests this frequency list and decides which signals to track. It then tunes the Pentek DDC core, also implemented in

the FPGA, accordingly. The delayed data from the circular buffer feeds the input of this DDC core.

The digital delay can be set to match the time it takes for the FFT energy detection and the processor algorithm for the tuning frequency decision, so that frequency-agile or transient signals can be recovered from their onset. The dechopped baseband output is delivered to the rest of the system through the FPDP port or, optionally, across a VXS link.

This Model is also available in a dual-channel version as Model 6822. Both Models are available in commercial and conduction-cooled versions.

# Applications

## 4-Channel Software Radio Transceiver System




Figure 63

This system accepts four analog inputs from baseband or IF signals with bandwidths up to 50 MHz and IF center frequencies up to 150 MHz. A total of eight DDC channels are independently tunable across the input band and can deliver downconverted output signal bandwidths from audio up to 2.5 MHz.

Four analog outputs can deliver baseband or IF signals with bandwidths up to about 50 MHz and IF center frequencies up to 100 MHz. The system supports four independent D/A channels or two upconverted channels with real or quadrature outputs.

Signal processing resources include the Freescale MPC8641 AltiVec processor and an FX60 or FX100 Virtex-4 FPGA on the Model 4207 I/O processor, plus a Virtex-II VP-50 FPGA on each PMC module.

Using these on-board processing resources this powerful system can process analog input data locally and deliver it to the analog outputs. It can also be used as a pre- and post-processing I/O front end for sending and receiving data to other system boards connected over the VMEbus or through switched fabric links using the VXS interface.

Ruggedized and conduction-cooled versions of the boards used in this system are available.

# Applications

## 512-Channel Software Radio Recording System in a Single VMEbus Slot




Figure 64

Each Model 7141 PMC features the Xilinx Virtex-II Pro VP50 with a Pentek 256-Channel Digital Down-converter (DDC) IP Core 430. Each channel provides independent tuning frequency with a global decimation from 1024 to 9984. Either one of the two 14-bit A/D converters operating at 125 MHz sample rate can feed this core producing a range of output bandwidths from 10 kHz to 100 kHz.

A dual 4-Gbit Fibre Channel copper interface allows wideband A/D data or DDC outputs from all 512 channels to be recorded in real time to a RAID or JBOD disk array at aggregate rates up to 640 MB/sec.

Pentek's SystemFlow<sup>®</sup> software presents an intuitive graphical user interface (GUI) to set up the DDC channels and recording mode. The GUI executes on a Windows host PC connected to the 4207 via Ethernet.

A SystemFlow signal viewer on the PC allows previewing of data prior to recording and viewing of recorded data files in both time and frequency domains. Files can be moved between the Fibre Channel disk and the PC over Ethernet.

This system is ideal for downconverting and capturing real time signal data from a very large number of channels in an extremely compact, low cost system.

## Applications

### L-Band Signal Processing System




Figure 65

The Cobalt Model 78690 L-Band RF Tuner targets reception and processing of digitally-modulated RF signals such as satellite television and terrestrial wireless communications. The 78690 requires only an antenna and a host computer to form a complete L-band SDR development platform.

This system receives L-Band signals between 925 MHz and 2175 MHz directly from an antenna. Signals above this range such as C Band, Ku Band and K band can be downconverted to L-Band through an LNB (Low Noise Block) downconverter installed in the receiving antenna.

The Maxim Max2112 L-Band Tuner IC features a low-noise amplifier with programmable gain from 0 to 65 dB and a synthesized local oscillator programmable from 925 to 2175 MHz. The complex analog mixer translates the input signals down to DC. Baseband amplifiers provide programmable gain from 0 to 15 dB in steps of 1 dB. The bandwidth of the baseband lowpass filters can be programmed from 4 to 40 MHz. The Maxim IC accommodates full-scale input levels of -50 dBm to +10 dbm and delivers I and Q complex baseband outputs.

The complex I and Q outputs are digitized by two 200 MHz 16-bit A/D converters operating synchronously.


The Virtex-6 FPGA is a powerful resource for recovering and processing a wide range of signals while supporting decryption, decoding, demodulation, detection, and analysis. It is ideal for intercepting or monitoring traffic in SIGINT and COMINT applications. Other applications that benefit include mobile phones, GPS, satellite terminals, military telemetry, digital video and audio in TV broadcasting satellites, and voice, video and data communications.

This L-Band signal processing system is ideal as a front end for government and military systems. Its small size addresses space-limited applications. Ruggedized options are also available from Pentek with the Models 71690 XMC module and the 53690 OpenVPX board to address UAV applications and other severe environments.

Development support for this system is provided by the Pentek ReadyFlow board support package for Windows, Linux and VxWorks. Also available is the Pentek GateFlow FPGA Design Kit to support custom algorithm development.

# Applications

## 8-Channel OpenVPX Beamforming System



Two Model 53661 boards are installed in slots 1 and 2 of an OpenVPX backplane, along with a CPU board in slot 3. Eight dipole antennas designed for receiving 2.5 GHz signals feed RF Tuners containing low noise amplifiers, local oscillators and mixers. The RF Tuners translate the 2.5 GHz antenna frequency signal down to an IF frequency of 50 MHz.

The 200 MHz 16-bit A/Ds digitize the IF signals and perform further frequency downconversion to baseband, with a DDC decimation of 128. This provides I+Q complex output samples with a bandwidth of about 1.25 MHz. Phase and gain coefficients for each channel are applied to steer the array for directionality.

The CPU board in VPX slot 3 sends commands and coefficients across the backplane over two x4 PCIe links, or OpenVPX “fat pipes”.

The first four signal channels are processed in the upper left 53661 board in VPX slot 1, where the 4-channel beamformed sum is propagated through the 4X Aurora Sum Out link across the backplane to the 4X Aurora Sum In port on the second 53661 in slot 2. The 4-channel local summation from the second 53661 is added to the propagated sum from the first board to form the complete 8-channel sum. This final sum is sent across the x4 PCIe link to the CPU card in slot 3.


Assignment of the three OpenVPX 4X links on the Model 53661 boards is simplified through the use of a crossbar switch which allows the 53661 to operate with a wide variety of different backplanes.

Because OpenVPX does not restrict the use of serial protocols across the backplane links, mixed protocol architectures like the one shown are fully supported. ➤



# Applications

## 8-Channel OpenVPX Beamforming Demo system



### ► Beamforming Demo System

The beamforming demo system is equipped with a Control Panel that runs under Windows on the CPU board. It includes an automatic signal scanner to detect the strongest signal frequency arriving from a test transmitter. This frequency is centered around the 50 MHz IF frequency of the RF downconverter. Once the frequency is identified, the eight DDCs are set accordingly to bring that signal down to 0 Hz for summation.

The control panel software also allows specific hardware settings for all of the parameters for the eight channels including gain, phase, and sync delay.

An additional display shows the beam-formed pattern of the array. This display is formed by adjusting the phase shift of each of the eight channels to provide maximum

sensitivity across arrival angles from  $-90^{\circ}$  to  $+90^{\circ}$  perpendicular to the plane of the array.

The classic 7-lobe pattern for an ideal 8-element array for a signal arriving at  $0^{\circ}$  angle (directly in front of the array) is shown above. Below the lobe pattern is a polar plot showing a single vector pointing to the computed angle of arrival. This is derived from identifying the lobe with the maximum response.

An actual plot of a real-life transmitter is also shown for a source directly in front of the display. In this case the perfect lobe pattern is affected by physical objects, reflections, cable length variations and minor differences in the antennas. Nevertheless, the directional information is computed quite well. As the signal source is moved left and right in front of the array, the peak lobe moves with it, changing the computed angle of arrival.

This demo system is available online at Pentek. If you are interested in viewing a live demonstration, please let us know of your interest by clicking on this link:

[Beamforming Demo.](#)

## Summary

### DSP Boards for VMEbus

- Freescale AltiVec G4 PowerPC
- Texas Instruments C6000 DSPs
- Single, Dual, Quad and Octal Processor versions
- PMC, PMC/XMC, PCI and cPCI I/O peripherals
- VME/VXS platforms



Figure 68

Pentek offers a comprehensive array of VMEbus DSP boards featuring the AltiVec G4 PowerPC from Freescale and the TMS320C6000 family of processor products from Texas Instruments.

On-board processor densities range from one to eight DSPs with many different memory and interface options available.

The Models 4205 and 4207 I/O processor boards feature the latest G4 PowerPCs, accept PMC mezzanines and include built-in Fibre Channel interfaces.

The Models 4294 and 4295 processor boards feature four MPC74xx G4 PowerPC processors utilizing the AltiVec vector processor capable of delivering several GFLOPS of processing power.

The Models 4292 and 4293 processor boards feature the Texas Instruments latest TMS320C6000 family of fixed-point DSPs that represent a 10-fold increase in processing power over previous designs.

Once again, the ability of the system designer to freely choose the most appropriate DSP processor for each software radio application, facilitates system requirement changes and performance upgrades.

Full software development tools are available for workstations running Windows and Linux with many different development system configurations available.

### SDR Benefits

Benefits of Software Defined Radio:

- Reduction of DSP processing demands
- Very fast tuning
- Fast bandwidth selection
- Zero frequency drift and error
- Precise, stable filter characteristics
- Excellent dynamic range

Figure 69

To summarize, we restate the major benefits:

*SDRs can dramatically reduce the DSP requirements for systems which need to process signals contained within a certain frequency band of a wideband signal.*

The fast tuning of the digital local oscillator and the easy bandwidth selection in the decimating digital filter and interpolation filter make the SDR easy to control.

Since the entire circuitry uses digital signal processing, the characteristics are precise, predictable, and will not drift with time, temperature or aging. This also means excellent channel-to-channel matching and no need for calibration, alignment or maintenance.

With the addition of FPGA technology, dramatic increases in system density have been coupled with a significantly lower cost per channel. Furthermore, FPGA technology allows one to incorporate custom algorithms right at the front end of these systems.

As we have seen, there are inherently many benefits and advantages to when using SDR. We hope that this introduction has been informative. We stand ready to discuss your requirements and help you configure a complete SDR system.

For all the latest information about Pentek SDRs, DSP boards and data acquisition products, be sure to visit Pentek's comprehensive website regularly.

## Links



The following links provide you with additional information about the Pentek products presented in this handbook: just click on the model number. Links are also provided to other handbooks or catalogs that may be of interest in your software radio development projects.

Model	Description	Page
7131	Multiband Receiver - PMC	19
7231	Multiband Receiver - 6U cPCI	19
7331	Multiband Receiver - 3U cPCI	19
7631A	Multiband Receiver - PCI	19
5331	Multiband Receiver - 3U VPX	19
7141	Multiband Transceiver with Virtex-II Pro FPGA - PMC/XMC	20
7141-703	Conduction-cooled Multiband Transceiver with Virtex-II FPGA - PMC/XMC	20
7241	Multiband Transceiver with Virtex-II Pro FPGA - 6U cPCI	20
7341	Multiband Transceiver with Virtex-II Pro FPGA - 3U cPCI	20
7641	Multiband Transceiver with Virtex-II Pro FPGA - PCI	20
7741	Multiband Transceiver with Virtex-II Pro FPGA - Full-length PCIe	20
7841	Multiband Transceiver with Virtex-II Pro FPGA - Half-length PCIe	20
5341	Multiband Transceiver with Virtex-II Pro FPGA - 3U VPX	20
7141-420	Transceiver w. Dual Wideband DDC and Interpolation Filter - PMC/XMC	21
7241-420	Transceiver w. Dual Wideband DDC and Interpolation Filter - 6U cPCI	21
7341-420	Transceiver w. Dual Wideband DDC and Interpolation Filter - 3U cPCI	21
7641-420	Transceiver w. Dual Wideband DDC and Interpolation Filter - PCI	21
7741-420	Transceiver w. Dual Wideband DDC and Interpolation Filter - Full-length PCIe	21
7841-420	Transceiver w. Dual Wideband DDC and Interpolation Filter - Half-length PCIe	21
5341-420	Transceiver w. Dual Wideband DDC and Interpolation Filter - 3U VPX	21
7141-430	Transceiver w. 256-Channel Narrowband DDC - PMC/XMC	22
7241-430	Transceiver w. 256-Channel Narrowband DDC - 6U cPCI	22
7341-430	Transceiver w. 256-Channel Narrowband DDC - 3U cPCI	22
7641-430	Transceiver w. 256-Channel Narrowband DDC - PCI	22
7741-430	Transceiver w. 256-Channel Narrowband DDC - Full-length PCIe	22
7841-430	Transceiver w. 256-Channel Narrowband DDC - Half-length PCIe	22
5341-430	Transceiver w. 256-Channel Narrowband DDC - 3U VPX	22
7142	Multichannel Transceiver with Virtex-4 FPGAs - PMC/XMC	23
7242	Multichannel Transceiver with Virtex-4 FPGAs - 6U cPCI	23
7342	Multichannel Transceiver with Virtex-4 FPGAs - 3U cPCI	23
7642	Multichannel Transceiver with Virtex-4 FPGAs - PCI	23
7742	Multichannel Transceiver with Virtex-4 FPGAs - Full-length PCIe	23
7842	Multichannel Transceiver with Virtex-4 FPGAs - Half-length PCIe	23
5342	Multichannel Transceiver with Virtex-4 FPGAs - 3U VPX	23
7142-428	Multichannel Transceiver w. Four Multiband DDCs and Interpolation Filter - PMC/XMC	24
7242-428	Multichannel Transceiver w. Four Multiband DDCs and Interpolation Filter- 6U cPCI	24
7342-428	Multichannel Transceiver w. Four Multiband DDCs and Interpolation Filter- 3U cPCI	24
7642-428	Multichannel Transceiver w. Four Multiband DDCs and Interpolation Filter- PCI	24
7742-428	Multichannel Transceiver w. Four Multiband DDCs and Interpolation Filter- Full-length PCIe	24
7842-428	Multichannel Transceiver w. Four Multiband DDCs and Interpolation Filter- Half-length PCIe	24
5342-428	Multichannel Transceiver w. Four Multiband DDCs and Interpolation Filter- 3U VPX	24

More links on the next page ➤

## Links



Model	Description	Page
7151	256-Channel DDC with Quad 200 MHz, 16-bit A/D - PMC	25
7251	256-Channel DDC with Quad 200 MHz, 16-bit A/D - 6U cPCI	25
7351	256-Channel DDC with Quad 200 MHz, 16-bit A/D - 3U cPCI	25
7651	256-Channel DDC with Quad 200 MHz, 16-bit A/D - PCI	25
7751	256-Channel DDC with Quad 200 MHz, 16-bit A/D - Full-length PCIe	25
7851	256-Channel DDC with Quad 200 MHz, 16-bit A/D - Half-length PCIe	25
5351	256-Channel DDC with Quad 200 MHz, 16-bit A/D - 3U VPX	25
7152	32-Channel DDC with Quad 200 MHz, 16-bit A/D - PMC	26
7252	32-Channel DDC with Quad 200 MHz, 16-bit A/D - 6U cPCI	26
7352	32-Channel DDC with Quad 200 MHz, 16-bit A/D - 3U cPCI	26
7652	32-Channel DDC with Quad 200 MHz, 16-bit A/D - PCI	26
7752	32-Channel DDC with Quad 200 MHz, 16-bit A/D - Full-length PCIe	26
7852	32-Channel DDC with Quad 200 MHz, 16-bit A/D - Half-length PCIe	26
5352	32-Channel DDC with Quad 200 MHz, 16-bit A/D - 3U VPX	26
7153	4-Channel DDC with Quad 200 MHz, 16-bit A/D - PMC/XMC	27
7253	4-Channel DDC with Quad 200 MHz, 16-bit A/D - 6U cPCI	27
7353	4-Channel DDC with Quad 200 MHz, 16-bit A/D - 3U cPCI	27
7653	4-Channel DDC with Quad 200 MHz, 16-bit A/D - PCI	27
7753	4-Channel DDC with Quad 200 MHz, 16-bit A/D - Full-length PCIe	27
7853	4-Channel DDC with Quad 200 MHz, 16-bit A/D - Half-length PCIe	27
5353	4-Channel DDC with Quad 200 MHz, 16-bit A/D - 3U VPX	27
7156	Dual SDR Transceiver, 400 MHz A/D, 800 MHz D/A, Virtex-5 FPGAs - PMC/XMC	28
7256	Dual SDR Transceiver, 400 MHz A/D, 800 MHz D/A, Virtex-5 FPGAs - 6U cPCI	28
7356	Dual SDR Transceiver, 400 MHz A/D, 800 MHz D/A, Virtex-5 FPGAs - 3U cPCI	28
7656	Dual SDR Transceiver, 400 MHz A/D, 800 MHz D/A, Virtex-5 FPGAs - PCI	28
7756	Dual SDR Transceiver, 400 MHz A/D, 800 MHz D/A, Virtex-5 FPGAs - Full-length PCIe	28
7856	Dual SDR Transceiver, 400 MHz A/D, 800 MHz D/A, Virtex-5 FPGAs - Half-length PCIe	28
5356	Dual SDR Transceiver, 400 MHz A/D, 800 MHz D/A, Virtex-5 FPGAs - 3U VPX	28
7158	Dual SDR Transceiver, 500 MHz A/D, 800 MHz D/A, Virtex-5 FPGAs - PMC/XMC	29
7258	Dual SDR Transceiver, 500 MHz A/D, 800 MHz D/A, Virtex-5 FPGAs - 6U cPCI	29
7358	Dual SDR Transceiver, 500 MHz A/D, 800 MHz D/A, Virtex-5 FPGAs - 3U cPCI	29
7658	Dual SDR Transceiver, 500 MHz A/D, 800 MHz D/A, Virtex-5 FPGAs - PCI	29
7758	Dual SDR Transceiver, 500 MHz A/D, 800 MHz D/A, Virtex-5 FPGAs - Full-length PCIe	29
7858	Dual SDR Transceiver, 500 MHz A/D, 800 MHz D/A, Virtex-5 FPGAs - Half-length PCIe	29
5358	Dual SDR Transceiver, 500 MHz A/D, 800 MHz D/A, Virtex-5 FPGAs - 3U VPX	29
71620	3-Channel 200 MHz A/D, DUC, 2-Channel 800 MHz D/A, Virtex-6 FPGA - XMC	30
78620	3-Channel 200 MHz A/D, DUC, 2-Channel 800 MHz D/A, Virtex-6 FPGA - PCIe	30
53620	3-Channel 200 MHz A/D, DUC, 2-Channel 800 MHz D/A, Virtex-6 FPGA - 3U VPX	30
72620	3-Channel 200 MHz A/D, DUC, 2-Channel 800 MHz D/A, Virtex-6 FPGA - 6U cPCI	30
73620	3-Channel 200 MHz A/D, DUC, 2-Channel 800 MHz D/A, Virtex-6 FPGA - 3U cPCI	30
74620	6-Channel 200 MHz A/D, DUC, 4-Channel 800 MHz D/A, Two Virtex-6 FPGAs - 6U cPCI	30

More links on the next page ➤

## Links



Model	Description	Page
71621	3-Channel 200 MHz A/D, DUC, 2-Channel 800 MHz D/A, Installed IP Cores - XMC	31
78621	3-Channel 200 MHz A/D, DUC, 2-Channel 800 MHz D/A, Installed IP Cores - PCIe	31
53621	3-Channel 200 MHz A/D, DUC, 2-Channel 800 MHz D/A, Installed IP Cores - 3U VPX	31
72621	3-Channel 200 MHz A/D, DUC, 2-Channel 800 MHz D/A, Installed IP Cores - 6U cPCI	31
73621	3-Channel 200 MHz A/D, DUC, 2-Channel 800 MHz D/A, Installed IP Cores - 3U cPCI	31
74621	4-Channel 200 MHz A/D, DUC, 4-Channel 800 MHz D/A, Installed IP Cores - 6U cPCI	31
78630	1 GHz A/D, 1 GHz D/A, Virtex-6 FPGA - PCIe	32
71630	1 GHz A/D, 1 GHz D/A, Virtex-6 FPGA - XMC	32
53630	1 GHz A/D, 1 GHz D/A, Virtex-6 FPGA - 3U VPX	32
72630	1 GHz A/D, 1 GHz D/A, Virtex-6 FPGA - 6U cPCI	32
73630	1 GHz A/D, 1 GHz D/A, Virtex-6 FPGA - 3U cPCI	32
74630	Two 1 GHz A/Ds, Two 1 GHz D/As, Two Virtex-6 FPGAs - 6U cPCI	32
72640	1-Channel 3.6 GHz and 2-Channel 1.8 GHz, 12-bit A/D, Virtex-6 FPGA - 6U cPCI	33
73640	1-Channel 3.6 GHz and 2-Channel 1.8 GHz, 12-bit A/D, Virtex-6 FPGA - 3U cPCI	33
74640	2-Channel 3.6 GHz and 4-Channel 1.8 GHz, 12-bit A/D, Virtex-6 FPGAs - 6U cPCI	33
71640	1-Channel 3.6 GHz and 2-Channel 1.8 GHz, 12-bit A/D, Virtex-6 FPGA - XMC	33
78640	1-Channel 3.6 GHz and 2-Channel 1.8 GHz, 12-bit A/D, Virtex-6 FPGA - PCIe	33
53640	1-Channel 3.6 GHz and 2-Channel 1.8 GHz, 12-bit A/D, Virtex-6 FPGA - 3U VPX	33
53650	2-Channel 500 MHz A/D, DUC, 2-Channel 800 MHz D/A, Virtex-6 FPGA - 3U VPX	34
71650	2-Channel 500 MHz A/D, DUC, 2-Channel 800 MHz D/A, Virtex-6 FPGA - XMC	34
78650	2-Channel 500 MHz A/D, DUC, 2-Channel 800 MHz D/A, Virtex-6 FPGA - PCIe	34
72650	2-Channel 500 MHz A/D, DUC, 2-Channel 800 MHz D/A, Virtex-6 FPGA - 6U cPCI	34
73650	2-Channel 500 MHz A/D, DUC, 2-Channel 800 MHz D/A, Virtex-6 FPGA - 3U cPCI	34
74650	4-Channel 500 MHz A/D, DUC, 4-Channel 800 MHz D/A, Two Virtex-6 FPGAs - 6U cPCI	34
71660	4-Channel 200 MHz 16-bit A/D with Virtex-6 FPGA - XMC	35
78660	4-Channel 200 MHz 16-bit A/D with Virtex-6 FPGA - PCIe	35
53660	4-Channel 200 MHz 16-bit A/D with Virtex-6 FPGA - 3U VPX	35
72660	4-Channel 200 MHz 16-bit A/D with Virtex-6 FPGA - 6U cPCI	35
73660	4-Channel 200 MHz 16-bit A/D with Virtex-6 FPGAs - 3U cPCI	35
74660	8-Channel 200 MHz 16-bit A/D with Two Virtex-6 FPGAs - 6U cPCI	35
71661	4-Channel 200 MHz 16-bit A/D with Installed IP Cores - XMC	36
78661	4-Channel 200 MHz 16-bit A/D with Installed IP Cores - PCIe	36
53661	4-Channel 200 MHz 16-bit A/D with Installed IP Cores - 3U VPX	36
72661	4-Channel 200 MHz 16-bit A/D with Installed IP Cores - 6U cPCI	36
73661	4-Channel 200 MHz 16-bit A/D with Installed IP Cores - 3U cPCI	36
74661	8-Channel 200 MHz 16-bit A/D with Installed IP Cores - 6U cPCI	36
78662	4-Channel 200 MHz 16-bit A/D with Installed IP Cores - PCIe	37
71662	4-Channel 200 MHz 16-bit A/D with Installed IP Cores - XMC	37
53662	4-Channel 200 MHz 16-bit A/D with Installed IP Cores - 3U VPX	37
72662	4-Channel 200 MHz 16-bit A/D with Installed IP Cores - 6U cPCI	37
73662	4-Channel 200 MHz 16-bit A/D with Installed IP Cores - 3U cPCI	37
74662	8-Channel 200 MHz 16-bit A/D with Installed IP Cores - 6U cPCI	37

More links on the next page ➤

## Links



Model	Description	Page
53690	L-Band RF Tuner with 2-Channel 200 MHz A/D and Virtex-6 FPGA - 3U VPX	38
71690	L-Band RF Tuner with 2-Channel 200 MHz A/D and Virtex-6 FPGA - XMC	38
78690	L-Band RF Tuner with 2-Channel 200 MHz A/D and Virtex-6 FPGA - PCIe	38
72690	L-Band RF Tuner with 2-Channel 200 MHz A/D and Virtex-6 FPGA - 6U cPCI	38
73690	L-Band RF Tuner with 2-Channel 200 MHz A/D and Virtex-6 FPGA - 3U cPCI	38
74690	Dual L-Band RF Tuner with 4-Channel 200 MHz A/D and Two Virtex-6 FPGAs - 6U cPCI	38
6821-422	215 MHz, 12-bit A/D with Wideband DDCs - VME/VXS	39
6822-422	Dual 215 MHz, 12-bit A/D with Wideband DDCs - VME/VXS	40
6826	Dual 2 GHz 10-bit A/D - VME/VXS	41
6890	2.2 GHz Clock, Sync and Gate Distribution Board - VME	42
6891	System Synchronizer and Distribution Board - VME	43
7190	Multifrequency Clock Synthesizer - PMC	44
7290	Multifrequency Clock Synthesizer - 6U cPCI	44
7390	Multifrequency Clock Synthesizer - 3U cPCI	44
7690	Multifrequency Clock Synthesizer - PCI	44
7790	Multifrequency Clock Synthesizer - Full-length PCIe	44
7890	Multifrequency Clock Synthesizer - Half-length PCIe	44
5390	Multifrequency Clock Synthesizer - 3U VPX	44
7191	Programmable Multifrequency Clock Synthesizer - PMC	45
7291	Programmable Multifrequency Clock Synthesizer - 6U cPCI	45
7391	Programmable Multifrequency Clock Synthesizer - 3U cPCI	45
7691	Programmable Multifrequency Clock Synthesizer - PCI	45
7791	Programmable Multifrequency Clock Synthesizer - Full-length PCIe	45
7891	Programmable Multifrequency Clock Synthesizer - Half-length PCIe	45
5391	Programmable Multifrequency Clock Synthesizer - 3U VPX	45
9190	Clock and Sync Generator for I/O Modules	46
RTS 2701	Rack-Mount Real-Time Recording and Playback Transceiver Instrument	47
RTS 2706	Configurable Real-Time Recording and Playback Instrument	48
RTS 2721	Portable Real-Time Recording and Playback Transceiver Instrument	49
—	Pentek SystemFlow Recording Software	50
4207	PowerPC and FPGA I/O Processor - VME/VXS	53
<b>Handbooks, Catalogs and Brochures</b>		
<a href="#">Click here</a>	Putting FPGAs to Work in Software Radio Systems Handbook	
<a href="#">Click here</a>	Critical Techniques for High-Speed A/D Converters in Real-Time Systems Handbook	
<a href="#">Click here</a>	High-Speed Switched Serial Fabrics Improve System Design Handbook	
<a href="#">Click here</a>	Cobalt Virtex-6 Product Catalog	
<a href="#">Click here</a>	Pentek Product Catalog	
<a href="#">Click here</a>	Model 4207 PowerPC and FPGA I/O Processor Board Brochure	